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Rapid developments in information technology, such as internet, portable computing, and 
wireless communication, create a huge demand for fast and reliable ways to store and process 
information. Thus far, this need has been paralleled with the revolution in solid-state memory 
technologies. Memory devices, such as SRAM, DRAM, and flash, have been widely used in most 
electronic products. The primary strategy to keep up the trend is miniaturization. CMOS devices 
have been scaled down beyond sub-45 nm, the size of only a few atomic layers. Scaling, 
however, will soon reach the physical limitation of the material and cease to yield the desired 
enhancement in device performance. In this thesis, an alternative method to scaling is proposed 
and successfully realized. The proposed scheme integrates quantum devices, Si/SiGe resonant 
interband tunnel diodes (RITD), with classical CMOS devices forming a microsystem of 
disparate devices to achieve higher performance as well as higher density. The device/circuit 
designs, layouts and masks involving 12 levels were fabricated utilizing a process that 
incorporates nearly a hundred processing steps. Utilizing unique characteristics of each 
component, a low-power tunneling-based static random access memory (TSRAM) has been 
demonstrated. The TSRAM cells exhibit bistability operation with a power supply voltage as low 
as 0.37 V. Various TSRAM cells were also constructed and their latching mechanisms have been 
extensively investigated. In addition, the operation margins of TSRAM cells are evaluated based 
on different device structures and temperature variation from room temperature up to 200oC. The 
versatility of TSRAM is extended beyond the binary system. Using multi-peak Si/SiGe RITD, 
various multi-valued TSRAM (MV-TSRAM) configurations that can store more than two logic 
levels per cell are demonstrated. By this virtue, memory density can be substantially increased. 
Using two novel methods via ambipolar operation and utilization of enable/disable transistors, a 
six-valued MV-TSRAM cell are demonstrated. A revolutionary novel concept of integrating of 
Si/SiGe RITD with spin tunnel devices, magnetic tunnel junctions (MTJ), has been developed. 
This hybrid approach adds non-volatility and multi-valued memory potential as demonstrated by 
theoretical predictions and simulations. The challenges of physically fabricating these devices 
have been identified. These include process compatibility and device design. A test bed approach 
of fabricating RITD-MTJ structures has been developed. In conclusion, this body of work has 
created a sound foundation for new research frontiers in four different major areas: integrated 
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1.1.  Historical Trends and Motivations 
 
Technological revolutions in many fronts of information technology, such as 
internet, portable computing, and wireless communication, create a huge demand for a 
fast and reliable way to store and process information. Internet servers are equipped with 
memory devices that can store multi-trillion bytes of people’s personal emails, documents 
and presentations. Using portable devices, music and movies with the size of several 
gigabytes are constantly downloaded and distributed. Offices are no longer confined to a 
building or a cubical. Workers go mobile with laptops and carrying their work in memory 
sticks the size of their thumbs. The need is real, and the craving is endless. The demand 
for ever-larger capacity of memory devices is growing at an unprecedented rate in the 
history. 
This growth has also been paralleled with a rapid development in solid-state 
memory technology. Since the invention of a junction transistor in 1947 by Shockley, 
Brattain and Bardeen, and the integrated circuit in 1958 by Kilby, semiconductor-based 
devices have become the backbone of most memory units. Two technologies in 
particular, dynamic and static random access memory (DRAM and SRAM, respectively), 
have become the popular choice and are widely used in electronic devices. Only recently, 
the utilization for flash memory has expanded due to its non-volatility. All of these 
memory devices utilize one or more transistors. Therefore, their historical trends in terms 
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of dimensions and performance tracked very closely with the development of 
complementary metal oxide semiconductor (CMOS) transistors [1].  
The semiconductor industry has followed a guidance given by Gordon Moore of 
Intel who predicted in 1965 that the number of transistors that can be integrated in a 
given area will double in about every 18 months [2]. This is achieved by aggressive 
scaling of the transistors into deep sub-micron regions. Fig. 1.1 illustrates the current 
state-of-the-art 65 nm CMOS technology with 35 nm physical gate length and SiGe/Si3N4 
strain-induced silicon technology [3]. A functional SRAM cell that only occupies an area 
of 0.57 μm2 was successfully demonstrated. This is quite a remarkable achievement and 
certainly an engineering marvels. 
 
 
 (a) XTEM of a NMOS (b) XTEM of a PMOS (c) 70 Mb SRAM and a 
 with 35 nm gate length with 35 nm gate length 0.57 μm2 6T-SRAM (inset) 
 
Fig. 1.1. Intel’s 65 nm SRAM technology with 35 nm physical gate length [3]. 
 
 
The miniaturization process results in significant improvement in speed and power 
consumption, enhancing the overall circuit performance. The chip size has also grown in 
area to incorporate more components to provide greater functionality and higher device 
density. Fig. 1.2 shows the capacity of several DRAM and microprocessor technologies 




Fig. 1.2. Trends in number of transistors over a period of time for several DRAM 
and microprocessor technologies [4]. 
 
 
How far can these transistors be scaled in order to continue on the current trend? 
There is a consensus among researchers and scientists that the scaling strategy alone will 
not be able to sustain Moore’s trend. Scaling will eventually hit the ultimate physical 
limit of the material systems [5,6]. Approaching dimensions of only a few atomic layers, 
quantum effect starts to dominate the device operation. Tunneling through ultra thin gate 
oxides and extremely narrow channels results in an unacceptably high leakage current 
that significantly increases the static power dissipation. The fluctuation of the number of 
dopant atoms in the channel regions that is only few atoms wide creates wide operating 
margins from one transistor to another. Although several breakthroughs in device 
structure and silicon processing technologies have been able to delay the effect of scaling 
and extend CMOS lifetime in the technology roadmap, it is just a matter of time until that 
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limit arrives. The technical difficulty in scaling CMOS also translates into the scaling of 
DRAM, SRAM, and flash-type of memory. 
 
1.2.  Microsystems as an Alternative Approach to Scaling 
 
 
An alternative method to enhance the overall circuit performance is to increase 
functionality by integrating various types of devices. This represents microsystems 
approach. The underlying philosophy is that the performance of an integrated system is 
preeminent to the performance of each individual subsystem.  
International Technology Roadmap for Semiconductor (ITRS) has outlined 
several promising technologies that can either co-exist with CMOS, enhancing the overall 
performance, or replace CMOS altogether. Fig. 1.3 shows the taxonomy for nano 
information processing as it is given in the 2005 edition [7]. It is arranged based on 
different interactive layers, starting from the highest system level, computational  models,  
 
Fig. 1.3. The taxonomy of information processing according to ITRS [7].  
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to the lowest component level, devices. It is critical to note that the current electronic 
devices use exclusively the charge properties of carriers, namely negatively charged 
electrons and positively charged holes. ITRS predicts that the future of information 
processing will encompass other state variables, such as the spin orientation of electron, 
molecular and phase states of a material.  
The integration of these disparate technologies leads to innovative solutions that 
result in substantial improvements in circuit functionality. The work presented in this 
dissertation adopts this approach. As schematically shown in Fig. 1.4, a microsystem that 
consists of three different components namely, conventional microelectronics, quantum 
and spin-based electronics were investigated. The intersection between these components 








Quantum devices work based on the quantization of energy states of electrons due 
















characteristics, such as electron tunneling, that can be exploited to perform various 
functions. One particular device that utilizes this phenomenon is a tunnel diode. The 
inherently fast tunneling mechanism made this device suitable for high-frequency 
circuitry. In addition, the non-linear current-voltage characteristics of a tunnel diode can 
also be utilized to create multiple stable latching states in which information can be 
stored. The so called negative differential resistance (NDR) regions of a tunnel diode can 
be used to simplify circuit designs, resulting in a compact circuits and less interconnects.  
The integration between tunnel diodes and FET to form a tunneling-based SRAM 
(TSRAM) and multi-valued TSRAM (MV-TSRAM) has been mainly demonstrated in 
III-V material systems [8]. Although the result shows a very promising performance gain 
in both speed and static power dissipation, the technology has not been embraced by the 
industry with great enthusiasm. In order for an integrated system to be widely accepted 
by the industry, it should be compatible with the mainstream silicon CMOS technology. 
The first demonstration of Si-based TSRAM was done by Morimoto et al. who integrated 
p+Si/oxynitride/n+poly tunnel diode with an NFET [9]. Although the result is still 
limited, it shows a very promising application in low power memory applications. 
Spintronics devices operate based on the spin properties of electrons. Generally, 
electron spin contributes to magnetic phenomena in a material. In ferromagnetic 
materials, the spin orientation of electrons are retained and regulated without the 
application of external magnetic field. For this reason, spin-based devices are commonly 
used as a non-volatile memory elements. A unique phenomenon in ultra-thin magnetic 
materials, such as spin-dependent tunneling, has a promising potential to be utilized to 
develop a new type of memory device.  
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A successful integration of a NMOS transistor and MTJ has been carried out by 
several research groups [10, 11]. Recently, Motorola demonstrated a fully functional 4-
kbit array of 1T-1MTJ integrated with 90 nm generation of CMOS devices [12]. Each 
memory cell only occupies 0.29 μm2.  
 
1.3. The Scope and Novelty of This Study 
 
 
The research effort can be categorized in three different levels: component, sub-
system, and system level as schematically shown in Fig. 1.5. Component level concerns 
with the individual devices. The performance of each device was evaluated separately. 
Sub-system level refers to a functional single memory cell of integrated devices. Studies 
pertaining to material and process compatibility, performance matching, thermal budget, 
and various parasitic behaviors were investigated. From system level point of view, the 
integrated approaches were evaluated for feasible application in an addressable memory 
array structure. The scope of the work will be mainly in the component and sub-system 
levels. 
The primary focus of the work is the development of tunneling-based static random 
access memory (TSRAM) and multi-valued TSRAM (MV-TSRAM). An extensive study 
was conducted on the current-scalability of various device structures, different storing 
mechanism, effects of high temperature, operation margin and static power dissipation. 
Various memory configurations are presented and their operations were investigated. 
Novel approaches to achieve multiple-valued memory cell were proposed, fabricated, and 
their functionality were validated. For the first time, Si/SiGe RITD-CMOS  TSRAM and 




Fig. 1.5. The scope of the thesis work at component, sub-system, and system level. 
 
 
The work in the integration of MTJ and Si/SiGe RITD is exploratory in nature. It is 
an attempt to add non-volatility feature to TSRAM designs. MTJ devices were vertically 
integrated with the RITDs. A preliminary study on process integration and challenges are 
presented. 
   
1.4.  Organization of Thesis 
 
 
Chapter two gives a broad overview of various solid-state memory technologies, 
which includes SRAM, DRAM, Flash, phase change memory, tunneling SRAM, and 
magnetic RAM. This chapter is crucial to highlight the novelty of each particular 
technology especially TSRAM and MRAM. In addition, basic RAM memory architecture 
is also discussed. An introduction to multi-value memory as an alternative to enhance 
memory density was also given.  




























Scope of Work 
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Chapter three discusses the physics of electron tunneling as well as several devices 
that employ them. An overview of different types of tunnel diodes is described from 
historical perspective. The basic principle of magnetic tunnel junction is also explained. 
Chapter four focuses on different kinds of TSRAM configurations and their 
latching mechanisms. Three different kinds of loads were investigated: resistive, FET, 
and tunnel diode load. A detail discussion on the advantage and disadvantage of each 
configuration is given. 
Chapter five reports a study in the operation margins of TSRAM cells. The 
operating power supply voltage and standby current were simulated and compared with 
the actual data measurements. The study is divided into two sections. The first is the 
investigation of the effect of intrinsic spacer layer thickness of Si/SiGe RITD on the 
operation margins of TSRAM. The second part of the study deals with the effect of 
temperature on the TSRAM operating margins. 
Chapter six gives a treatment on conventional multi-valued memory (MVM) 
technology utilizing multiple peaks tunnel diode. Various methods in achieving MV-
TSRAM are discussed and realized both by breadboard circuitry and integrated systems. 
The chapter is concluded with a brief discussion on the operation margin of MV-TSRAM 
at high temperature operations. 
Chapter seven discusses two novel methods to circumvent the hysteresis problem in 
conventional MVM. The first technique is via operational mirroring by utilizing the 
ambipolarity of the back-to-back tunnel diode. A novel approach using alternating CMOS 
load is presented. The second method is the application of enable/disable transistors to 
assist latching to mid-state in MV-TSRAM. 
10 
Chapter eight details the integration study between Si/SiGe RITD and CMOS 
devices. It discusses the circuit and mask layout designs, processing and fabrication 
challenges. Several critical steps such as post-growth RITD anneal is laid out. The 
characteristics of the integrated devices are given and studied critically. The effects of 
integration are identified, and solutions for improvement are proposed. The results of 
various TSRAM configurations are also reported. 
Chapter nine consists of the integration study of magnetic tunnel junction with 
Si/SiGe tunnel diode. Feasibility study through simulation and rapid prototyping were 
presented. Mask layout and fabrication were carried out. Preliminary results of this study 
are presented. 
Chapter ten contains concluding remarks, summarizing the significant 
achievements from this body of work. Important learnings and findings are listed in a 
systematic way. Several suggestions for future work is presented. 
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Throughout history, people have invented various ways to store information. In the 
ancient world, people used stones to build monument to remind them of important events 
that happened in their lifetime. The Mayan’s temple walls are ornamented with carved 
figures to tell the myth and beliefs of the time. Library is filled with books that record 
countless stories of the past. Families use photos and videos to preserve fond memories 
and share them with loved ones. Stones, ink, and films are examples of memory devices. 
Although they have various forms, capacities and measures of durability, they have one 
common function that is to retain certain amount of information for a period of time.  
In the digital electronic era, information is stored in the form of electronic signals. 
The information is converted into a numerical format, such as zeros and ones in the 
binary computing. This allows for faster information processing using numerical 
calculations and manipulations. Fig. 2.1 illustrates the taxonomy of various digital 
information storage devices. In general, it can be divided into three major classifications: 
optical, magnetic, and solid-state memory systems.  
Optical storage devices take advantage of the change in the reflectivity of a material 
to store digital data. The most common optical devices are compact disc (CD) and digital 
video disc (DVD). The working principle of both technologies is similar. They utilize an 
injection-molded polycarbonate plastic disc. Digital information is then encoded into a 
continuous string of a long spiral track consisting microscopic bumps and flat regions. A 
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thin reflective coating, usually made of aluminum, is deposited on the top surface. A 
precise laser beam and electro-optic sensor is used to read the data by measuring the 
reflectivity of light over the bumps and flat regions. In addition, the aluminum can be 





Fig. 2.1. Classifications of digital information storage systems. 
 
Magnetic drives utilize the magnetic orientation in ferromagnetic materials to store 
zeros and ones. Cassette tapes, floppy disks, and hard drives are few examples of 
memory devices that use this type of mechanism. Magnetic memories are in general very 
reliable, long-lasting, and rewriteable. In a hard disk, for example, a binary bit is stored in 































of the cell is controlled by an external magnetic field applied through a magnetic head. 
The alteration in the magnetic orientation translates into a change in electrical 
conductivity, giving a distinction between the high and low logic states.  
Solid-state memory refers to memory devices that are built on semiconductor 
substrate. It usually employs one or more types of semiconductor-based devices, such as 
transistors, diodes, resistors, and capacitors. As shown in Fig. 2.1, they consists of static 
(SRAM), dynamic (DRAM), tunneling-based (TSRAM), magnetic (MRAM), 
ferroelectric (FeRAM), flash, and phase-change (PCM) random access memory.  The 
subsequent sections give overviews of different solid-state memory technologies. 
 
 
2.1. The Taxonomy of Solid-State Memory Technologies 
 
  
 There are several key characteristics that can be used to evaluate the advantages and 
disadvantages of using one type of technology versus another. The first characteristic is 
the cell size. It is obvious that the smaller the cell size, the higher the memory density is. 
It is important to note, however, that the size should not jeopardize the stability of the 
memory cell to retain data. Different technologies have different footprints depending 
upon the number of the components.   
 The second important characteristic is speed. Since the writing and reading cycles 
may not necessarily employ the same mechanism, the time to write and read may also 
differ. Traditionally, the speed of semiconductor memory devices has been lagging from 
their logic counterparts. Therefore, any attempt to bridge the speed gap through novel 
device structure innovation and clever process engineering in memory technology is 
worth pursuing. 
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Refresh rate is another benchmark that needs to be considered when evaluating a memory 
technology. In a memory device where refresh is needed, the integrity of the retained 
signal degrades over time. Therefore, a special mechanism has to be applied periodically 
to restore the signal to its original state.  
 The fourth figure of merit is non-volatility. The solid-state memory devices are 
generally classified into two main categories, volatile and non-volatile. Volatile memory 
devices require continuous power to retain the information. This implies that the memory 
cells constantly consume power even during an idle period when the device is not in the 
writing or reading operation. Non-volatile memory devices, on the other hand, are able to 
retain data even when the power is turned off. This type of memory makes possible the 
creation of semiconductor-based hard drive often found in portable devices such as cell 
phones, personal digital assistant (PDA), and digital cameras.  
 The maximum number of reading/writing cycle that can be performed on a single 
memory cell before the device breaks down is known as endurance. Endurance is usually 
an issue when the mechanism of the reading and/or writing cycles is destructive in nature. 
It is important to note that destructive operation does not imply that the process is 
irreversible. It simply means that the reading/writing process is causing the reliability of 
the material used in the device to degrade over a period of time.  
 Last but not least, static and dynamic power consumptions are also very important 
attributes especially with increasing utilization of memory devices in portable digital 
electronics. Static power dissipation refers to the amount of power consumed during the 
standby operation. It is usually expressed in terms of Watt/bit at standby operating 
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voltage and current. The dynamic power consumption is the amount of energy used 
during the writing cycle. This is usually measured in Joules/bit.  
  Various solid-state memory technologies with various modes of operations and 
their key characteristics are listed in Table 2.1. Each technology has its own strength and 
weaknesses in one or more performance categories. As a result, modern electronic 
devices usually have to use two or more types of memory devices. For example, cell 
phones today require both a Flash and SRAM chip. To save cost and area, some   
manufacturers are using combination memories, where Flash and SRAM chips are 
stacked in a single package. Many research efforts have been poured out in search for a 
perfect memory that is small, fast, refresh-fee, non-volatile, has unlimited write/read 
cycle, and operates at low power. The next subsequent sections are dedicated to a brief 
overview of different memory technologies listed in Table 2.1. 
 
2.1.1. Static Random Access Memory (SRAM) 
 
Static random access memory has been the preferred choice for high-speed data 
storage application like a cache memory of a microprocessor. Various SRAM 
configurations, such NMOS-only, CMOS, and BiCMOS SRAM, have been proposed and 
found their use in certain applications [1]. The most common SRAM design, however, is 
known as 6 transistors SRAM or 6T-SRAM [1-2]. It consists of two cross-coupled 
CMOS inverter in a flip-flop configuration and two passing gates. Fig 2.2 shows the 
circuit diagram of a 6T-SRAM. Transistor T1 and T3 forms inverter A, in which the 
input is connected to the output of inverter B formed by T2 and T4. Similarly, the input 
of inverter  B  is  fed  back  to  the output of inverter A. Data is stored in node C3 and C4.  
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Table 2.1. (Continued) Comparison chart of different solid-state memory technologies (Continued) 
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The states on these nodes are controlled through pass gate transistors, T5, and T6, 
respectively. The gate of T5 and T6 are connected to the word line (WL), and the drains 
are connected to the bit (BL) and bit-bar lines (BL). Through the word and bit lines, a 
particular memory cell in an array form can be addressed. The grid array architecture is 
described in a greater detail in section 2.2. 
For clarity in the discussion, a logic state high or ‘1’ is defined when a node is 
charged to VDD, and a logic state low or ‘0’ is when it is charged to VSS. Since there are 
several nodes to consider, the state of the memory cell is defined in terms of the potential 
at node C3 and C4. When C3 is high and C4 is low, the SRAM cell is said to store data 
high. In this particular state, transistor T2 is on and T4 is off, forcing node C4 to be 
pulled down to VSS. This also means that transistor T3 is on and T1 is off, causing the 
node C3 to be charged to VDD. Similarly, the SRAM cell will be at the low logic state 





Fig. 2.2. A typical 6 transistors SRAM design [1].   
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As mentioned before the read and write operations are done through the pass gate 
transistors T5 and T6. During the write cycle, data and data is loaded into BL and BL. 
Therefore, node C1 and C2 is charged to data and data, respectively. Once the word line 
is activated, the potentials at node C1 and C2 are coupled into node C3 and C4, forcing 
them into the desired state. 
 During the read cycle, BL and BL are initially charged to logic state high. To ease 
the discussion, it is assumed that the SRAM is initially holding data high. When the pass 
gates are opened by turning on transistor T5 and T6, the node C1 and C3 are at 
equipotential. Thus, BL is held at high. The potential at node C2, on the other hand, is 
higher than the potential at node C4. In Since the transistor T2 is also on, there is a 
current path to VSS, pulling down the potential at node C2 to low. As a result, there is 
potential difference between BL and BL lines. This difference is then fed into a 
differential amplifier, and the state of the SRAM cell is determined. 
 The uniqueness of the SRAM cell lies on the fact that the read and write operations 
are very fast in the order of 0.4 ns [4]. Therefore, this type of memory is suitable for an 
embedded memory application like a cache memory to temporary load and upload 
information from a microprocessor unit. Taking advantage of CMOS inverter technology, 
SRAM only draws power during the reading/writing cycles. While the memory cell is 
holding a state, the circuit does not draw current except for any leakage current paths 
present in the system. Another advantage is that the data can be retained without refresh 
operation as long as there is a continuous applied standby power. However, this also 
means that this type of memory is volatile. 
 21   
 A major drawback in SRAM memory technology is the cell size due to the number 
of transistors needed in a cell, limiting memory density. The cell size can be minimized 
by clever cell layout designs, advanced process technologies, and scaling. Intel recently 
demonstrated a fully-functional 153 M-bit, 119 mm2 SRAM chip that consists of over 1 
billion transistors with 45 nm technology [5]. Each cell occupies only 0.346 μm2. 
 Further scaling, however, will cause several critical problems especially increased 
leakage currents during the standby operation. There are various leakage mechanisms, 
and they can be classified as either intrinsic or defect-related in nature [2]. Among the 
parametric standby leakage contributors are well-isolation leakage, sub-threshold device 
leakage, gate-oxide tunneling, reverse-bias diffusion leakage, and gate-induced drain 
leakage (GIDL). The defect-related leakage, such as implant damage, STI-stress induced 
diffusion leakage, silicide defects, and contact-related defects are crucial in achieving 
ultra low power SRAM cell. 
 Scaling also imposes restriction in power voltage supply requirements. Power 
supply has to be reduced to ensure the integrity of the ever-decreasing thickness of the 
gate dielectric. Reduced power supply approaching the threshold voltages of the p-FET 
and n-FET of the CMOS also translates into the reduction in operation margins of the 
switching conditions. This biasing range is a measure of cell stability, which often 
characterized by the static noise margin (SNM). The SNM is determined from SRAM 
butterfly curves as shown in Fig. 2.3. 
 The butterfly curve is basically folded voltage transfer characteristics of CMOS 
inverter A and B (refer to Fig. 2.2). It is obtained by sweeping node C1 while the word 
line is high, and measuring the response in node C2 while the BL is charged high. The 
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measurement is then reversed by sweeping node C2 and measuring the response in node 
C1 to obtain the other half of the curves. Fig. 2.3 shows the butterfly curve of Intel’s 65 
nm SRAM cell at various power supply voltages of 1.1 V, 0.9 V, and 0.7 V [12]. The 
SNM is measured as the diagonal length of the largest dashed rectangular can be made on 




Fig. 2.3. Static Noise Margins (SNM) of Intel’s 65nm SRAM cell at various operating 
power supply voltages of 1.1 V, 0.9 V, and 0.7 V [12]. 
 
  
 The switching from the logic state high to low for respective nodes occurs at the 
threshold voltage of the n-FET and p-FET. The width-to-length ratio of the n-FET and p-
FET will determine the abruptness of the curve during the switching. It was observed that 
the pull-down networks by both n-FET, transistor T1 and T2, are not as effective as the 
pull-up network by the p-FET, transistor T3 and T4. The primary reason for this is that 
the BL or BL line has to be charged high in order to measure the state in node C3 and C4. 
Therefore, during the pull-down, the pass gate transistors T5 and T6 are always on 
drawing current, preventing the state in node C3 and C4 to be discharged all the way to 
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2.1.2. Dynamic Random Access Memory (DRAM) 
 
 Dynamic random access memory utilizes stored charged in a capacitor to represent 
binary data.  The first generation of DRAM consists of 3 transistors and 1 storage 
capacitor produced by Intel in early 1970s. By 1973 one transistor-one capacitor design 
became the industry standard. Fig. 2.4(a) illustrates the circuit diagram and cross-
sectional diagram of a 1T-1C DRAM cell with a planar storage capacitor. The operation 
principle is relatively simple. The pass gate controls the access into the memory cell by 
turning on and off transistor T1 by applying appropriate biases on the word line (WL). 
The data to be stored is uploaded into the bit line (BL). When WL is on, the data is 
coupled and stored into the storage capacitor. By switching off the pass gate, the 
capacitor retains the stored charged for a period of time. 
 
 
   
Fig. 2.4. (a) Circuit diagram of a 1T-1C DRAM cell; (b) Cross-sectional diagram of a 1T-
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 To further understand the operation of a 1T-1C cell, consider a DRAM cell with a 
planar capacitor as shown in Fig. 2.4(b). The storage capacitor consists of a polysilicon 
plate as the top electrode, silicon dioxide as the dielectric layer, and p-well or p-substrate 
as the bottom electrode. A constant bias is applied to the top electrode in such a way that 
it creates an inversion layer on the semiconductor underneath the oxide. To write logic 
state high or ‘1’ to the cell, the word-line is turned on, say by applying 5 V to the gate of 
the transistor. The bit-line or the source-end of the transistor is also biased 5 V. Since 
there is a potential drop across the channel region from the source to drain, the electrons 
from the inversion layer in the storage capacitor will flow to the source-end. As a result, 
the storage capacitor is depleted out of any inversion charge. When, the access gate is 
turned off, the empty potential well at the storage capacitor remains. This particular 
condition represents a binary ‘1’. 
 On the other hand, to write a logic low, 0 V is applied to the bit-line while turning 
on the access gate. The electron from the source now has a path to fill the empty potential 
well at the storage capacitor, restoring the inversion charge. Once the gate is turned back 
off, the charge is kept in the capacitor, sustained by electrostatic field induced by the top 
electrode. 
 It is important to note that the empty potential well during the logic state ‘1’ is not 
at an equilibrium condition. Thermally generated electrons from the depletion regions 
from the well will move to recreate the inversion layer. As a result, the state ‘1’ will 
gradually become state ‘0’ over time. To prevent this charge loss, the DRAM cell needs 
to be periodically refreshed. The refreshed cycle is usually done at the same time with the 
read operation. This characteristic apparently complicates the biasing and timing of the 
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read, write, and refresh operations. Despite this disadvantage, DRAM is currently the 
most widely used semiconductor memory circuits in consumer electronic products due to 
its high density and low cost per bit. 
 The advancement of 1T-1C DRAM technology for the past few decades has been 
fueled by several factors. For the first few generations of DRAM, the industry has relied 
solely on lithography scaling to increase memory density. The second major milestone in 
the development of DRAM technology was the introduction of shallow trench isolation 
(STI) technology. For a long time, the industry utilized localized oxidation of silicon 
(LOCOS) technique to provide device isolation on a chip. It has been known that oxide 
around the perimeter of the active area has tendency to encroach into the device regions 
in the order of few microns. This encroachment puts a limitation on the ability to put 
more memory cells into a given area.    
 The scaling of the access transistors also means reduction in the capacitor area. In 
order for the DRAM cell to function reliably and properly, the capacitor needs to be able 
to hold certain number of charges. Thus, it is apparent that this is a major challenge to be 
able to store enough charges in an ever-diminishing area. Therefore, to sustain the 
development in DRAM technology, clever engineering of capacitor designs is required. 
The 4 Mb generations DRAM started to utilize three-dimensional storage capacitor 
structures [1]. There are two designs that have been widely adopted by the industry. The 
first is by using stacked capacitors (STC) as schematically shown in Fig. 2.5. STC simply 
means that the capacitors are built on top of the bit line. There are many types of stacked 
capacitor design, such as double-stacked, fin, and spread-stacked structures. The main 
goal is to enlarge the capacitor area, increasing the storage capacity. The main 
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disadvantage of this design is that the scaling projection becomes extremely complex. In 
addition, the capacitor structures also introduce high topography that may not be suitable 




Fig. 2.5. Schematics of DRAM cell with (a) double stacked, (b) fins, and (c) spread-
stacked capacitor structures [1]. 
 
 The second design is a trenched capacitor. Unlike the stacked capacitor, trenched 
capacitors offer the advantage of being amenable to full planarization, making them more 
favorable for integration with high-performance CMOS logic devices in embedded 
systems [1]. By utilizing vertical structure, they become less dependent from the 
minimum lithographic feature size. In addition, trenched capacitor cell have processing 
advantage in that the trench can be formed prior to the formation of the access transistors. 
The capacitor performance does not degrade with the high-thermal processing steps 
required to build the rest of the perimeter circuitry. Fig. 2.6(a) shows the scanning 
electron microscope (SEM) micrograph of deep-trenched capacitors [13]. 
 A trench-storage capacitor typically consist of a very high-aspect-ratio contact-like 
hole into the substrate, a thin storage-node dielectric insulator, a doped low-pressure 
chemical vapor deposition (LPCVD) polysilicon fill, and a buried-plate diffusion in the 
substrate [13].  The trenches are created by using reactive-ion-etch (RIE) process. 
Typically, silicon-dioxide layer is used as a hard etch mask. A highly silicon-to-oxide 
etch using halogen gasses is then performed to create a deep trench into the substrate. The 
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evolution of various RIE technologies with its corresponding aspect ratios for several 
technology nodes is presented in Fig. 2.6(b).  
 
   
(a) (b) 
Fig. 2.6. (a) The cross-sectional SEM micrograph of trenched capacitors;  
(b) Evolution of RIE technology for several technology nodes [13]. 
 
Other alternative ways to enhance storage-capacitance are to utilize high-k 
dielectric materials and metal-insulator-metal (MIM) capacitor. Recently, Micron 
Technology reported 0.036 μm2 DRAM cell that employs MIM capacitor with 
Al2O3/HFO2 composite as the dielectric material [14]. This is the smallest DRAM cell 
has been fabricated up to date.  
 
2.1.3. Tunneling-based Static Random Access Memory (TSRAM) 
 
 
A memory cell utilizing negative differential resistance (NDR) characteristic of 
tunnel diodes was first proposed by Goto et al. in 1960 [15]. . The concept was further 
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refined by Van der Wagt et al. to achieve a low stand-by power dissipation by utilizing 
diode junction capacitance to lower peak and valley current densities [16]. Each cell 
consists of two tunnel diodes connected in series with a current regulator, usually a FET, 
connected into the middle node. Fig. 2.7(a) illustrates the circuit diagram of the TSRAM. 
The bottom tunnel diode acts as the driver, and the upper one function as a static load. By 
applying a bias onto VDD, a folded current-voltage characteristic is established as shown 
in Fig. 2.7(b). The intersections between the drive and load curves indicate the possible 
latching points. It is important to note at this point, that the intersection at the negative 
differential resistance (NDR) region is unstable and cannot be used as a latching point. 
Thus, in this particular case, the memory cell can either latch into the VH or VL, which 
can be regarded as 1 or 0, respectively.  
 
  
 (a) (b) 
 
Fig. 2.7. (a) Tunneling-based SRAM test cell; (b) Folded current-voltage characteristics 




 29   
The latching from ‘0’ to ‘1’ occurs when the FET temporarily injects a current into 
the sense node (SN), effectively shifting down the driver I-V characteristic. The shifting 
has to be substantial enough that the peak of the driver falls below the load 
characteristics. As a result, there is only one possible latching point that is at region 
higher than the driver peak voltage. Once the FET is turned off, the latching point moves 
to VH and stay there unless the standby power is shut off. In the similar manner, the 
latching from ‘1’ to ‘0’ occurs when the FET temporarily acts as a current sink, shifting 
up the driver I-V characteristics.  
During the read cycle, another FET is used, by connecting its gate to the sense 
node. Depending on the logic state stored in the sense node, this FET will be on or off. 
This implies that the threshold voltage of the read FET will have to be engineered in such 
a way that the switching occurs for gate voltage high and low. Improper design of the 
threshold voltage of the read FET can cause the voltage margin to operate in sub-
threshold regimes.  
The demonstrations of this particular memory cell in III-V systems have been 
reported in the literature [5, 16]. Utilizing InP/InGaAs resonant tunnel diode (RTD), a nA 
operation was realized [5]. The realization in Si-based system, however, is still limited. 
Utilizing p+Si/oxynitride/n+poly Si tunnel diodes, Morimoto et al. demonstrated a low 
voltage TSRAM [7]. Fig. 2.8(a) shows the current-voltage characteristic of a single 
tunnel diode with a peak-to-valley-current ratio (PVCR) of 1.8 and a peak current density 
of 0.53 mA/cm2. The voltage transfer characteristics of the latched formed by a diode pair 
is shown in Fig. 2.8(b). The performance was limited by the poor performance of the 
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tunnel diode and the lack of capability to scale current density and size. In addition, the 





Fig. 2.8. (a) Si-based tunnel diode that consists of p+Si/oxynitride/n+poly stacks;  
(b) A voltage transfer characteristics of a latched form by a pair of tunnel diodes [7]. 
 
 Despite lack of scaling demonstration, the inherently fast tunneling phenomenon 
makes this type of memory an attractive choice for high-speed and low power operations. 
Combined with the possibility of vertical integration of the tunnel diode on top of the 
source/drain region of the FET, a compact design can be achieved. The claim to fame 
when first type of TSRAM was proposed was that it may have the speed of the 
conventional SRAM at the footprint of DRAM. 
 
 
2.1.4. Charge Injection Memory (Flash) 
 
 Flash memory has received a great deal of attention in recent years due to its non-
volatile characteristic. Unlike SRAM, DRAM, and TSRAM, flash memory can retain 
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data without any applied power. This is a desirable feature for memory in portable 
electronic products such as digital camera, cell phones, and MP3 players. 
 Flash memory is an extension of the conventional electrically erasable 
programmable read only memory (EEPROM). It basically consists of a single transistor 
with a two gate electrodes, the control gate and the floating or storage gate as shown in 
Fig. 2.9. Between the floating gate and the substrate there is a thin layer of oxide through 
which electrons can tunnel from the channel region to the floating gate; hence, the term 
tunnel oxide. The storage gate doesn’t have any connection to external terminal. Thus, 
any charged trapped in this gate will remain due dielectric isolation around this gate. 
Electrons have to overcome energy barrier of the surrounding oxide, which typically is in 
the order of 3.2 eV at the Si/SiO2 interface [17]. The logic state of the memory is altered 
by adding or reducing the charge in the storage plate. Between the floating gate and the 
control gate there is Interpoly dielectric (IPD) layer. The control gate manipulates the 
applied vertical electric field during the programming, erase, and read cycles.  
To write a logic state ‘1’ into the cell, a high drain-to-source bias is applied while 
turning on the transistor by putting a high bias on the control gate. Electrons are swept 
towards the drain due to a high horizontal electric field. Some electrons will experience 
collision and some do not. The ones that do not scattered due to collision, often called 
lucky electrons or hot electrons, could gain enough kinetic energy to tunnel through the 
energy barrier between the channel region and tunneling oxide. Eventually, hot electrons 
will also experience collision at later distance from the source. Upon collision, the 
trajectory of the hot electrons is redirected towards the channel/tunneling oxide interface 
due to high vertical electric field provided by the bias on the control gate. As a result, 
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electrons can tunnel through the tunneling barrier and being trapped in the floating gate. 
Fig 2.10 shows the typical biasing condition and its corresponding energy band diagram 
in the channel region where tunneling occurs. The mechanism is referred as hot carrier 






Fig. 2.9. The biasing conditions and their corresponding energy band diagram in the 
channel region of a flash memory cell during the programming and erase operations [17]. 
  
 
  The erase operation is done in a similar manner with the opposite directions in the 
electric fields. One thing that distinguishes flash memory from any other non-volatile 
semiconductor memory is that the erase operation can be simultaneously done for every 
cell in a memory array. This is achieved by applying high positive bias on the substrate 
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the control gate to the substrate. As a result, the stored electrons in the floating gate will 
tunnel through the tunneling oxide and swept into the substrate.  
 The reading operation is done by monitoring the threshold voltage of the transistor 
as a whole. The existence of electrons in the floating gate will cause the threshold voltage 
to shift to higher values. In other words, it takes higher voltage on the control gate to 
create inversion layer in the channel. On the other hand, the threshold voltage will be 
reduced to lower value after the erase operation.  
 Although it is a very clever way to store a data, the tunneling process during the 
write cycle degrades the gate dielectric integrity overtime, limiting the number of 
reading/writing cycles. Another disadvantage of this particular technology is that it 
requires a relatively high voltage to induce large enough vertical electric field for 
tunneling to occur. Therefore, flash is typically requires high writing energy, and the 
operation is rather slow.  
  
 
2.1.5. Phase Change Random Access Memory (PRAM) 
 
 
 Phase change memory (PCM) has also received a lot of attention lately. The 
technology is based on the thermally-induced change in material structure from 
amorphous to crystalline. The material used is typically consist one or more element from 
group VI, such as germanium, antimony, and tellurium. These phase-change alloys are 
often referred as chalcogenide materials. 
 Chalcogenide materials possess a unique property in that the alloys are stable in 
both crystalline and amorphous state at room temperature [18]. The two phases have 
distinct optical and electrical properties. The change in optical properties has long been 
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used in optical discs, such as rewritable CDs and DVDs. Upon a proper application of 
energy, the phase of material can be altered, changing it to reflective or non-reflective for 
a certain wavelength. It turns out that the change in optical properties is also 
accompanied by a change in electrical conductivity, making this material to be a suitable 
choice for an on-chip memory application. In its crystalline state, a chalcogenide material 
can be design to be a highly conductive semi-metal. On the other hand, the same alloys 
can be a highly resistive semiconductor material in its amorphous phase. The difference 
in electrical conductivity can be utilized to separate logic state high and low. 
 The phase-change is usually accomplished by appropriate heating and cooling of 
the material [1,18]. Fig. 2.10 illustrates the thermal cycles to achieve a certain material 
phase. Upon subjecting a volume of the material to high temperature around the melting 
point, the alloy looses its crystallinity. Rapid cooling below its glass transition 
temperature results in an amorphized material. The key is that the cooling rate has to be 
faster than the crystal nucleation and growth rate. This process to amorphize the 




Fig. 2.10. Typical thermal cycles to alter the phase of chalcogenide materials between 
amorphous and crystalline states [18]. 
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 In order to change the phase back to the crystalline state, the material is heated at a 
temperature between the glass transition and melting temperature for a longer period of 
time, allowing for recrystallization to take place. The crystallization and nucleation rate is 
highly dependent on the composition of the chalcogenide materials. For an application 
such as rewritable optical discs, a switching speed under 50 ns has been demonstrated 
[18]. 
 Just like DRAM and TSRAM, an access gate like a FET needs to be added for the 
application in an addressable RAM array configuration. Fig. 2.11(a) depicts the circuit 
diagram of an array of phase-change RAM (PRAM) cells with access transistors 
connected to the rows and columns or word and bit lines, respectively. Fig. 2.11(b) shows 
a typical structure of the PRAM cell without the transistor. The PRAM can be regarded 
as a two terminal variable resistor. Thus, it requires both top and bottom connection to 
the chalcogenide material. The cell size is determined by the size of openings made in the 
SiO2 layer (via).  
 
       
Fig. 2.11. (a) Circuit diagram of PRAM [1]; (b) Cross-sectional diagram of a PCM 
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 The majority of the early PRAM works were done by Ovonyx, Inc. in conjunction 
with Intel and STMicroelectronics [1]. The technology is known as Ovonic Uniform 
Memory (OUM). The typical chalcogenide material used in OUM consists of three 
primary element Ge, Sb, and Te, or often referred as GST with different compositional 
ratios. The melting point of GST is around 610oC with glass transition temperature of 
approximately 350oC [1]. It has been shown that at even at 150oC the differential 
resistance between the two states is about a factor of 40 times [1]. Continuous operation 
for more than 10 years has also been demonstrated at operating temperature about 125oC. 
Recently, Samsung demonstrated a full functional 64 Mb GST/NMOS PRAM array that 
operates at 30oC, 3V power supply with read speed of 60 ns, SET speed of 120 ns, and 
RESET speed of 50 ns [9].  By utilizing 0.18 μm technology, they were able to construct 
a single cell that only occupies 0.504 μm2. A smaller footprint of 0.249 μm2 has been 
demonstrated by other group using GST/Bipolar technology [9].  
 Perhaps, the most attractive side of PRAM is the possibility of scaling down to 10 
nm technology node, which is beyond what have been projected for flash memory. In 
addition, PRAM has an advantage of lower power consumption and speed. PRAM is 
relatively easier to fabricate and at much lower cost. 
 
 
2.1.6.  Magnetic Random Access Memory (MRAM) 
 
Another emerging nonvolatile memory technology is magnetic random access 
memory (MRAM). Like PRAM, MRAM also utilizes the change in resistance in a 
material to store binary logic states. The main difference, however, MRAM relies on 
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orientation of magnetization in thin ferromagnetic films rather than the phase-change of a 
material. Instead of thermal energy, localized magnetic field is applied to cause the 
change in resistance.   
At the heart of MRAM is a device called magnetic tunnel junction (MTJ). Fig. 
2.12(a) shows the schematic diagram of a typical MTJ device. It consists of two 
ferromagnetic (FM) layers separated by a thin tunnel barrier, commonly made of Al-O or 
Mg-O material. The top FM layer, FM1, is called the free layer. In a normal operating 
region, the magnetization of FM1 is freely controlled by an external magnetic field. The 
bottom FM layer, FM2, is known as the fixed layer. The direction of magnetization of 
FM2 is fixed in a certain direction through interlayer exchange coupling with the 
underlying pining layer.  
 
 
         
(a) (b) 
Fig. 2.12. (a) A typical MTJ structure; (b) Tunneling magnetoresistance (TMR) change in 
response to external magnetic field for CoFe/MgO/CoFe stacks [20].  
 
The current in MTJ flows perpendicular to the film plane and is governed by spin-
dependent tunneling [19]. In ferromagnets, current is carried independently by spin up 
and spin down electrons in the conduction band. When the magnetizations of FM layers 
Free Layer (FM1) 
Tunnel Barrier 
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are in parallel to one another, the tunneling probability for electron with certain spin 
orientation is at its highest. This result is high tunneling current and less resistive 
material. On the other hand, when they are in anti-parallel to one another the spin-
dependent tunneling probability decreases, causing a drop in tunneling current; hence, the 
stacks become more resistive. The change in resistance due to spin orientation of FM 
layers is known as tunneling magnetoresistance (TMR) effect. The highest TMR reported 
to date is about 60% with Al-O [21] and 230% with Mg-O [22] as tunnel barrier at room 
temperature operation. 
The programming of these cells is controlled by pulsing current through the write 
word and the bit line. Magnetic field induced by these intersecting currents will provide 
both easy and hard axis magnetic fields to the MTJ as illustrated in Fig. 2.13(a). The 
systems have to be engineered in such a way that the field from a single pulse on either 
programming line is not sufficient to switch the bit, but the field generated by the 
combination of both programming lines is large enough for switching to occur [19]. The 
programmed logic state then can be read via an access transistor that is connected to the 
bottom electrode of the MTJ. 
Recently, a join research effort between Freescale Semiconductor, Philips 
Semiconductor and STMicroelectronics demonstrated a fully functional 4 kb 1T-1MTJ 
MRAM array with 90 nm process technology [11]. Including the access transistor, each 
cell requires a footprint of only 0.29 μm2, the smallest reported to date. Previously, the 
same group has also demonstrated the largest MRAM array up to 4 Mb with 0.18 μm 
technology [11]. 
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Fig. 2.13. (a) Schematic diagram of an MTJ cell with programming current through digit 




2.2.  Cross-point RAM Architecture 
 
 
One of the features that make certain memory technology applicable in useable 
products is its feasibility to be implemented in an addressable array form. This 
configuration allows for a compact and high packing density design. Fig. 2.14 shows the 
commonly used memory array architecture. It usually consists of address lines, row 
decoder or x-decoder, column decoder or y-decoder, and amplifiers that are connected to 
a memory array. In circuit designer terms, the lines link to row and column decoder are 
often referred as word and bit lines, respectively.  
Typically, address line feeds information to the row decoder, which in turns selects 
the desired row in the array, activating every cell in that particular row. The signal 
provided by this subset is usually very weak and needs to be enhanced. Therefore, the 
signals from the selected row are coupled into the sense amplifiers. The amplified signal 
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is then supplied into a column decoder, which selects the desired column address based 
on information given through the address line.  
Often times the write and read operation in an array architecture is performed by 
applying either currents or voltages through the same word and bit lines. This method 
often puts limitation on the operating margins of the memory cell. While addressing a 
row, for example, the entire cells in the subset are being activated at the same time. This 
poses a risk to alter the states of the cells in that particular row. Therefore, a special 
attention has to be given to the biasing conditions during the read and write cycles when 
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2.3.  Introduction to Multi-valued Memory (MVM) 
 
 
The first question that comes to mind when the subject of multiple-valued logic 
(MVL) or multiple-valued memory (MVM) is presented is the big “Why?” The direction 
of today’s technology has been progressing towards simplifying information processing 
by decoding analog signal into binary information that is often represented by zeros and 
ones. Is there a real need for more states when two states are sufficient for computing? 
Undoubtedly, there is a stroke of elegance in the binary approach where the demarcation 
between logic states is as clear as black and white. By doing so, logic operation can be 
greatly simplified. More often simplicity does not always translate into efficiency.  
Keen observations of real life problems show that in many situations there are more 
possibilities of answers than simply yes and no. For example, ones continuously have to 
make a choice while driving on the road whether to go “straight”, turn “right” or “left”. 
They have to make a decision whether to go “forward”, “reverse” or “stop”. When 
engineers or scientists are comparing two different methods of experimentation, they 
have to judge whether one is “superior”, “inferior”, or “equivalent”. In many instances, 
there is even a need for further distinctions than three states. When comparing numbers, 
mathematicians have to decide whether one number is equal, much greater, greater, 
smaller, or much smaller than the other.  The point is that rarely in real world problems 
decisions are made in binary sense [23]. Thus, in solving non-binary problems using 
binary methods, though certainly doable and have been done, can become very 
cumbersome and inefficient. 
 The development and application of MVL circuitry has been gradual because the 
algorithms to perform logic operations with multiple states are still somewhat limited. 
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MVM, on the other hand, has a very promising application and can be readily integrated 
into the current binary logic circuitry. The motivation behind MVM technology is to 
substantially increase memory density that is the number of bits stored per unit area. In 
general, the enhancement in the memory density of an n-valued MVM with respect to its 
binary counterpart is calculated as follows. 
  ( )( )2log
logdensity memory in  Increase n=  (2.1) 
For example, each number representation in 4-valued system requires 2-bit 
representations in binary. Therefore, in general a four-valued memory has twice memory 
capacity of its binary counterpart.  
 Another important advantage is a more effective usage of the interconnect lines. In 
modern integrated circuit, more than 70% of area are used for multiple interconnect lines 
[24]. Unfortunately, these metal lines still occupy space even though they are not being 
used. They actively contribute to parasitic capacitances that induce delays to the overall 
circuit speed. A more efficient usage of these wires can be realized by adopting multi-
valued logic or memory approach. By doing so, the number of bits per wire can be 
significantly increased. 
The application of tunnel diode in T-SRAM can be extended to create a multiple 
valued memory cell. By arranging tunnel diodes in series, multiple NDR regions can be 
obtained as shown in Fig. 2.15. Depending on the type of load characteristics, multiple 
latching points can be achieved. A typical approach is to use FET as a load, and the 
highest reported up to date is up to nine-state in III-V technology has been successfully 
fabricated [25]. Other methods by utilizing resistors and multiple peaks tunnel diode to 
achieve MV-TSRAM have also been reported [25-28].  
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(a) (b) 
Fig. 2.15. (a) Nine-peak resonant tunnel diode (RTD) with a FET as a load element;  
(b) The time diagram response 9-state  RTD-based MVM [25]. 
 
In addition, Intel has also introduced a MVM Flash product, named StrataFlashTM 
[29]. By a careful control on the amount of charges being injected into the floating gate, a 
single cell can have four distinct values of logic states. By doing so, the memory density 
is doubled without any major addition in the process complexity and cost. The major 
drawback of MVM flash, however, is a substantial reduction in write/read cycle from 106 
to 104 cycles. 
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OVERVIEW ON QUANTUM AND SPIN-BASED TUNNELING  
PHENOMENON AND DEVICES 
 
 
This chapter gives an overview of electron tunneling phenomenon and how they are 
used in electronic devices. The first section focuses on the quantum mechanical tunneling 
of electron through an energy barrier. This unconventional electrical conduction is used 
to build a device known as tunnel diode that exhibits a negative differential resistance 
behavior. Various types of tunnel diodes are discussed. The second part of the text is 
devoted to another electron tunneling phenomenon known as spin-dependent tunneling. 




3.1. An Overview on Quantum Mechanical Tunneling 
 
 
Various theories and speculations have been offered to explain the intricacy of 
quantum tunneling phenomenon without one satisfactory answer. The reason is that there 
is no direct analogy that can be used from classical physics. Consider the case of a 
particle, such as electron, traveling towards a finite potential barrier as illustrated in Fig. 
3.1. In classical physics, there is no possibility that electron will ever be found on the 
other side of the energy barrier, unless its kinetic energy exceeds the height of that energy 
barrier [1]. Quantum mechanically, however, there is an exponentially decaying wave 
function associated with the particle beyond the boundaries of the barrier. In other words, 
there is a finite probability that the particle slightly ‘penetrates’ into the potential barrier 
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for an infinitesimal distance. If the potential barrier is thin relative to the particle’s Bloch 
wavelength, the particle can slip freely through the barrier without having the energy to 
surmount it. This non-classical electron conduction through a barrier is known as 




Fig. 3.1. Schematic diagram that shows the tunneling of an electron or similar particle 
through a rectangular energy barrier [1]. 
 
 
In essence, the necessary conditions for tunneling are: (1) occupied energy states 
exist on the side from which the electron tunnels; (2) unoccupied energy states exist at 
the same energy levels on the side to which the electron can tunnel; (3) the tunneling 
potential barrier height is low and the barrier width is thin enough that there is a finite 
tunneling probability; and (4) the momentum is conserved in the tunneling process [3].  
 
 
3.2. Tunnel Diodes 
 
 
The introduction of junction transistor in the early 1950s stimulated a rigorous 
investigation to understand the properties of a p-n junction [4]. Special interest was 
directed towards different types of breakdown mechanism. One mechanism being 
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postulated was avalanche breakdown, in which tunneling occurs from the valence band in 
the p+ type region to the conduction band in the n+ type region. Further investigation 
showed that the breakdown voltage decreases substantially as the net impurity density of 
one side of the diode increases to the order of 1017 cm-3. Building upon these findings, 
Esaki experimented with even higher doping concentration. He observed that when the 
doping level exceed 1018 cm-3 the breakdown voltage became much less than 1 V and the 
reverse bias current became more conductive then the forward direction, a device referred 
to these days as the backward diode. He was compelled to increase the doping 
concentration on both sides of the junction that led to the invention of tunnel diode. 
Tunneling current was observed at a very low forward bias voltage. He also reported a 
unique negative differential resistance (NDR) behavior.  To honor his discovery, this type 
of diode is often referred as Esaki diode. 
 
 
3.2.1. Esaki Diode 
 
 
Esaki tunnel diode consists of a p-n junction, in which both p and n are 
degenerately doped. Because of the high doping concentration, the Fermi energy level is 
a few kT above the conduction band in n+ side, and few kT below the valence band in the 
p+ side. The width of the depletion region is typically in the order of 10 nm or less, which 
is substantially narrower than the conventional p-n junction.   
 Fig. 3.2 shows the energy band diagram with the corresponding I-V characteristic 
under different biasing conditions. When the junction is in reverse bias (Fig. 3.2(a)), 
tunneling occurs from the occupied states in p+ side to available states in the n+ side. At 
zero bias or thermal equilibrium as in Fig. 3.2(b), there is no available state for tunneling 
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to occur; thus, no current flows. When small forward bias is applied (Fig. 3.2(c)) the 
filled states on the n+ side can tunnel to the unoccupied states in the p+ side, resulting in 
sudden rise in current. Tunneling continues to occur until the conduction band of the n+ 
side cross the valence band of the p+ side. Biasing slightly beyond this condition results 
in an abrupt decrease in the tunneling probability, leading to a sudden drop in current. 
Negative differential resistance (NDR) behavior is observed as shown in Fig. 3.2(d). 
When the bias exceeds the built-in potential of the junction, the thermal current 




I-V Characteristics (a) Reverse bias (b) No bias 
 
 
 (c) Tunneling Current (d) NDR region & excess current (e) Thermal current 
 
Fig. 3.2. Current-voltage characteristics of a tunnel diode and its associated energy band 
diagrams at various stages of device operation. 
 
 
Based on the energy band diagram analysis, the static IV-characteristic of a tunnel 
diode can be broken down into three different current components: band-to-band 
tunneling current (Jt), excess current (Jx), and thermal current (Jth) [3]. 
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To the first order approximation, tunneling current can be derived using the density states 
in the conduction and valence bands. Assuming a parabolic potential barrier and taking 
into account the conservation of momentum, tunneling current is given as 
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where FC(E) and FV(E) are the Fermi-Dirac distribution function, E┴ is the energy 
associated with the momentum perpendicular to the direction of the tunneling. Jt is 
directly proportional to tunneling probability. 
The second component is known as an excess current. In an ideal case, the 
tunneling current should cease to zero when the conduction band on n+ side start to 
overlap the forbidden gap in the p+ side. In practice, however, the current has never reach 
zero, and the current is considerably in excess of the normal diode current; thus, the term 
excess current [3]. It was suggested that this excess current can be accounted for by a 
mechanism of carriers tunneling by way of energy states within forbidden gap. 
Chynoweth et al. proposed a mathematical model of this current based on the different 
possible routes through which electron can tunnel [5]. The expression for excess current 
is given as follows [3].  
 ( ){ }'1 exp 0.6x x x g n pJ A D E qV V Vα ⎡ ⎤= − − + +⎣ ⎦  (3.3) 
 
















qVJJ oth  (3.4) 
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The most important parameter used to characterize the performance of tunnel diodes is 
the peak-to-valley current ratio (PVCR). The PVCR is always be greater than 1, and 







=  (3.5) 
Ip is the peak-current, and Iv is the valley current. Often these numbers are expressed in 
terms of current density, peak current density (Jp), and valley current density (Jv). 
Depending upon the application, Jp is often quoted as another important benchmark of 









=  (3.7) 
A is the cross-sectional area of the diode, specified in units of cm2. Therefore, Jp and Jv 
have units of A/cm2. 
 
3.2.2. Resonant Tunnel Diode (RTD) 
 
 
Another type of structure that falls under the classification of tunneling device is 
Resonant Tunnel Diodes (RTD). The mechanism in which the device operates bears little 
resemblance to the conventional diode or even to Esaki diode. RTD is a unipolar device 
as compare to Esaki diodes that is bipolar. In other words, there can only be p-type or n-
type RTD. This also means that tunneling mechanism occurs on the same energy band; 
hence, RTD sometimes is also referred as resonant intraband tunnel diode.  
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It is well understood that electron bound to a potential well of a finite width and 
height, or quantum well, can no longer have continuous energy spectrum; rather, it 
develops discrete energy levels [1,6]. Potential wells can be formed by a pair of 
heterojunctions that produce a large conduction band offset in the case of an n-type RTD. 
This concept has been realized by using non-equilibrium epitaxial processing technique 
such as molecular beam epitaxy (MBE). Such technique has the capability of growing 




Fig. 3.3. RTD (a) at zero bias, (b) small forward bias is applied, creating resonance 
condition so that tunneling occurs. (c) Biasing beyond critical voltage results in NDR 
behavior. (d) The corresponding static IV characteristic [1]. 
 
Fig. 3.3 shows the energy band diagram of a double barrier RTD and the 
corresponding IV characteristic at different biasing conditions. The width of the barrier 
has to be thin enough to allow an appreciable probability of tunneling. The height can be 
engineered by choosing different wide-bandgap materials and typically is greater than 1 
V. Tunneling occurs when energy of electrons at the electrode coincide with the discrete 
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energy levels in the confined states within the well [1,2]. This condition is known as 
resonance. At zero bias (Fig. 3.3(a)) there is no available state in the well; hence, no 
current flows. When a small forward bias is applied, the energy levels inside the well are 
lowered in such a way that resonance occurs (Fig. 3.3(b)). Electrons now can tunnel from 
the left electrode to quantum states within the well, and subsequently tunnel to the right 
electrode, resulting in tunneling current. Biasing slightly beyond the critical voltage, the 
diode is no longer in resonance, leading to sudden decrease in current and NDR behavior 
is observed in the IV characteristic. Further biasing will eventually provide electron with 
enough kinetic energy to surmount the potential barriers, causing the current to rise again. 
 
 
3.2.3. Resonant Interband Tunnel Diode (RITD) 
 
 
Resonant interband tunnel diode (RITD) is a hybrid between Esaki diode and RTD. 
It incorporates quantum wells on each side of p-n diode structure. Fundamentally, RITD 
is a double well bipolar device as to compare to RTD, which is a double barrier unipolar 
device. The conceptual idea was first proposed by Sweeny and Xu in the late 1980s [7]. 
They suggested three different configurations of RITD. One configuration that is most 
relevant to the study presented in this thesis is the modulated-doped RITD. Fig. 3.4 
shows the schematic energy diagram of such device. The quantum well on both sides of 
the junctions can be realized by incorporating two delta doping planes [8].  
In 1993, Jorke et al. demonstrated for the first time epitaxially grown Si-based 
interband tunnel diode [9]. The original intention of the experiment, however, was not to 
study tunnel diode; rather to investigate the defect assisted tunneling current at a p-n 
junction epitaxially grown by using MBE technique. His approach was to insert a thin i-
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layer of different thickness forming p+in+ junctions. He discovered that for an i-layer 
thickness of 5 nm, the IV characteristic showed a NDR behavior with a PVCR of 2 at 
room temperature. Unfortunately, this work was overlooked by the scientific community 
as the context of overall paper was on bipolar junction transistor (BJT). 
 
 
 (a) (b) 
 
Fig. 3.4. (a) Schematic band diagram of an RITD as proposed by Sweeny and Xu [7].  
(b) Discrete energy levels in δ-doped plane [8]. 
 
 
The embodiment of resonant interband tunnel diode in Si-based material, 
however, was not realized until 1998 through a study conducted by Rommel et al. [10-
12] using δ-doped planes and insertion of i-layer to form double quantum wells structure. 
Fig. 3.5 illustrates the energy band diagram and its current-voltage characteristics of the 
first Si/SiGe RITD structures. In essence, there are five key points to the SiGe RITD 
design: (i) an intrinsic tunneling barrier called spacer (ii) δ-doped injectors, (iii) off-set of 
the δ-doping planes from the heterojunctions interfaces, (iv) low temperature molecular 
beam epitaxial growth (LT-MBE), and (v) post-growth rapid thermal annealing (RTA) 




 (c) (d) 
 
Fig. 3.5. (a) The schematic energy band diagram and (b) current-voltage characteristics of 
the first Si/SiGe RITD structures [12]. 
 
 
It was theorized that i-layer would reduce the total number of scattering sites in 
the tunnel barrier which may contribute to excess current, lowering Jv and enhancing 
PVCR. Secondly it also provides a buffer for the interdiffusion of dopants. SiGe was 
chosen as the tunneling barrier layer because SiGe has relatively narrower bandgap than 
Si, lowering the potential barriers; hence, increases the probability of tunneling. 
The effect of post-growth RTA temperature was also studied. Samples as-grown 
shows no evidence of NDR. In contrast, samples that went under a heat treatment at 
700oC and 800oC for 1 minute, exhibited NDR behavior. In addition, PVCR and peak 
current density (Jp) were found to be strongly dependent on the placement of δ-doped 
planes. The best device yields a PVCR up to 1.54 and Jp of 3.2 kA/cm2. 
Encouraged by the findings, Rommel et al. made further modifications to the 
device structure by varying the spacer thickness and optimizing post-growth RTA 
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temperature. They demonstrated a PVCR as high as 2.05 and a Jp of 22 kA/cm2 for spacer 
thickness that consists of 2 nm of SiGe sandwiched between 1 nm of undoped-Si layers.  
Adopting the structure proposed by Rommel et al., Duschl et al. at the Max Planck 
Institute in Germany replicated the experiment [13]. They demonstrated a PVCR of 4.2 
and a Jp of 3 kA/cm2 [13,14]. The improvement was merely attributed to different reactor 
and better growth conditions. The device performance was further enhanced by varying 
Ge content in the i-layer as to form Si0.52Ge0.48 and adjusting its position within the 
intrinsic zone. They reported PVCR as high as 5.45 with Jp or 8 kA/cm2 [14]. In their 
third experiment, a new world record was achieved with PVCR of 6.0 and an extremely 
high Jp of 33 kA/cm2 by substituting the element of n-type δ-plane with P in place of Sb 




Fig. 3.6. (a) IV characteristic of different annealing temperature for structure consisting 
δB/3nm Si0.54Ge0.46/1 nm Si/δP. (b) The corresponding Jp, Jv, and PVCR [15]. 
 
Continuing Rommel’s efforts and gaining insights from Duschl’s work, Jin et al. 
immediately employed the δ-doping plane of P [16-17].  They observed right away a 
substantial enhancement in PVCR from 2.05 to 2.7. Phosphorous has higher solid-
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solubility limit than Sb at the growth temperature, resulting in higher degeneracy at the δ-
doped layer and increase in tunneling probability. Recent study that utilized SiGe 
cladding layer to suppress B diffusion during the post-growth anneal (Fig. 3.7) shows a 
PVCR as high as 3.6 and a Jp of 0.3  kA/cm2.  The new structure is shown to have a 
higher optimum annealing temperature, which appears to be more effective in reducing 
defects that results in lower valley current and higher PVCR. Higher thermal budget also 
makes this technology more attractive for integration with the current CMOS technology. 
For this reason, variations of Jin’s latest structure are utilized in this thesis work. Finally, 





Fig. 3.7. (a) Schematic diagram of Si/SiGe RITD structure with SiGe cladding layers to 
suppress B diffusion. (b) Schematic energy band diagram of the corresponding structure. 
(c) The IV characteristic of structure in (a) [17]. 
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Table 3.1. Chronological development of Si-based tunnel diode technology [17,25] 
 
Device  
Configuration PVCR Jp (A/cm2) References 
Si Esaki 3.80 1,000 Franks et al. (1965) [18] 
Ge Esaki 8.30 - Ge Power Devices [19] 
Si/SiGe RTD 1.20 400 Ismail et al. (1991) [20] 
Si Esaki 2.00 900 Jorke et al. (1993) [9] 
Si/SiGe RITD 1.54 3,200 Rommel et al. (1998) [10] 
Si/SiGe RITD 2.05 22,000 Rommel et al. (1999) [11] 
Si-only RITD 1.41 10,800 Thompson et al. (1999) [21] 
Si-only RITD 2.05 2,300 Thompson et al. (1999) [22] 
Si/SiGe RITD 4.20 3,000 Duschl et al. (1999) [13] 
Si/SiGe RITD 6.00 1,500 Duschl et al. (2000) [14] 
CaF2/CdF2 RTD 7.6 × 105 63 Watanabe et al. (2000) [23] 
CaF2/Si/CaF2 RTD 6.30 N/A Watanabe et al. (2000) [24] 
Si/SiO2/poly Si ITD   Morimoto et al. (2000) [25] 
Si/SiGe RTD 2.90 4,300 See et al. (2001) [26] 
Si/SiO2 RTD 1.80 0.002 Ishikawa et al. (2001) [27] 
Si/Al2O4 RTD 3.0-4.5 N/A Shahjahan et al. (2002) [28] 
Si Esaki 2.00 100 Wang et al. (2002) [29] 




3.3. Overview on Spin-Dependent Tunneling 
 
 
In the early 1970s, interest in the spin properties of electron in magnetic materials 
was sparked by the work of Mersevey and Tedrow [30]. They invented a spin-polarized 
electron tunneling technique which used special properties of the superconducting states 
to measure the density of states of electrons with certain spin orientation in magnetic 
materials. Using ferromagnet/Al2O3/Al tunnel junction, they discovered that the tunneling 
electrons are spin-polarized. In other words, the tunneling barrier functioned as a spin 
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filter. Not long after this discovery, Julliere reported a spin-dependent tunneling between 
two ferromagnetic (FM) layers, Fe and Co, separated by a thin layer of Ge [31]. An 
increase in conductance was observed as the magnetic orientation of the two FM layers 
changed from anti-parallel to parallel. The change in conduction, i.e. inversely related to 
resistance, is referred as tunneling magnetoresistance (TMR). 
 
(a) (b) 
Fig. 3.8. Density of state in FM/I/FM structure when FM layers are (a) in parallel, and  
(b) anti-parallel. Redrawn from ref. [32]. 
 
 
In ferromagnets, current is carried independently by spin-up and spin-down 
electrons in the conduction band [32]. Therefore, each electron type has its own density 
of states associated with the spin orientation. Fig. 3.8 illustrates the density of states (NS) 
in two FM layers, FM1 and FM2, separated by a tunnel barrier. For illustration purposes, 
assume that the spin-up electrons are the majority. When the magnetizations of FM layers 
are in parallel to one another, there are equal densities of states for the spin-up electrons 













spin-up electron in FM1 can tunnel to FM2, maximizing the conductance. On the other 
hand, when they are in anti-parallel to one another as shown in Fig. 3.8(b), there are not 
enough states in the FM2 for the spin-up electrons in FM1 to tunnel to. As a result, 
conductance decreases. 
Julliere proposed a simple model that based on two major assumptions. First, the 
spin of electron is conserved in the tunneling process. Secondly, the conductance of each 
spin direction is proportional to the densities of states of that spin in each electrode 



























P  (3.9) 
where RAP and RP are the resistivity when MTJ are in anti-parallel and parallel, 
respectively. P1 and P2 represent the degree of polarization in FM1 and FM2, 
respectively. N are the density of states of spin electron in the FM layers. Moreover, the 
conductance is expressed as follows. 
 2121 ↓↓↑↑ +≈ NNNNI P  (3.10) 
 2121 ↑↓↓↑ +≈ NNNNI AP  (3.11) 
In addition, the spin polarization, P, for various magnetic metals and alloys have been 
reported in the literature and listed in Table 3.2. 
A more elaborate mathematical model was developed later on by Slonszewski [33] 
that incorporates the effect of classical quantum mechanical tunneling. He found that the 
conductance of the FM/I/FM structure does not only depend on the density of states, but 
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also the height of the tunneling barrier. However, this model failed to predict the 
variation of the band structure near the metal/insulator interface. 
 
Table 3.2. Spin polarization P for various ferromagnetic metals and alloys [30]. 
 
Materials Ni Co Fe Ni80Fe20 Co50Fe50 La0.7Sr0.3MnO3 
ref. [30] 33% 45% 44% 48% 51% – 
ref. [30] 31% 42% 45% 45% 50% – 
ref. [30] –  – – – – 72% 
 
 
A more realistic mathematical model for TMR based on tight-binding Hamiltonian 
and the Kubo-Landauer formula were reported recently by several authors [34,35]. This 
model takes into account the effect of the disorder and roughness of the insulating barrier 
on the spin-dependent transport. 
 
 
3.4. Magnetic Tunnel Junction (MTJ) 
 
 
As mentioned above, the first observation of spin-dependent tunneling between two 
thin ferromagnetic layers was reported by Julliere [31]. He fabricated an FM/I/FM 
structure that consists of Fe/Ge-O/Fe junctions. A TMR as large as 14% was measured at 
temperature around 4.2 K. Seven years later, Maekawa and Gäfvert demonstrated a 
similar phenomenon with lower TMR on Ni/NiO/FM structure at temperatures below 4.5 
K [36]. The interest of this particular device structure was hampered for about another 
decade due to difficulty in obtaining a large enough TMR that can be useful for any 
electronic application. 
In 1988, Baibich et al. discovered a unique magnetic phenomenon in Fe/Cr ultra 
thin super lattices known as a giant magnetoresistance (GMR) [37]. Using molecular 
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beam epitaxy (MBE) deposition technique, they fabricated two Fe layers separated by a 
thin non-magnetic metallic layer, Cr, exhibit either parallel or anti-parallel coupling. 
Depending on the coupling orientation, the conductance of the magnetic stacks changed 
substantially as large as 92% at 4.2K. This discovery launched a new wave of interest in 
investigation of unique behaviors in ultra-thin magnetic films. 
In 1991, using MBE technique, Miyazaki et al. studied a NiFe/Al-O/Co tunnel 
junction and successfully demonstrated a relatively high TMR at room temperature [38]. 
A few years later, he reported a giant TMR effect up to 18% at room temperature on 
Fe/Al-O/Fe fabricated using sputtering technique [38]. Around the same time, Moodera 
et al. also reported a similar study in CoFe/Al-O/Co system that exhibited a TMR of 
11.8% at room temperature [39]. These advancements propelled the research effort in 
magnetic tunneling devices to another level. Various MTJ structures deposited using 
different techniques have been reported since then. Table  3.3 lists selected MTJ devices 
fabricated up to date.  
For the last three decades, the structure of MTJ device has undergone several 
modifications. Parkin et al. best illustrated the structural development in ref. [46], and the 
drawings were reprinted in Fig. 3.9. The most basic structure of an MTJ consists of an 
FM1/I/FM2 layer. The two FM layers have different switching or coercive field (HC). 
The FM layer with a lower switching field, i.e. FM1, is often referred as the free layer. 
Thus, upon the application of an external magnetic field that is greater than HC1 but lower 
than HC2, only the magnetic orientation of the free layer is altered. This type of MTJ is 




Table 3.3. List of selected magnetic tunnel junctions reported in the literature  
 
Device  
Configuration TMR(%) HS (Oe) Temp. References 
Fe/Ge/Co 14 n/a 4.2 Julliere, 1975 [31] 
Ni/Ni-O/Co, Fe, Ni <1 n/a 4.2 Maekawa, 1982 [36] 
Fe/Al-O/Fe 18 52 RT Miyazaki, 1995 [38] 
CoFe/Al-O/Co 11.8 200 RT Moodera, 1995 [39] 
CoFe/Al-O/CoFe  40 25 RT Parkin, 1999 [40] 
CoFe/Al-O/CoFe 50 25 RT Han, 2000 [41] 
CoFe/Al-O/CoFe 60 n/a RT Tsunoda, 2002 [42] 
Fe/MgO/Fe 180 25 RT Yuasa, 2004 [43] 
CoFe/MgO/CoFe 220 25 RT  Parkin, 2004 [44] 





Fig. 3.9. Structural development of MTJ technology [46]. 
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The magnetic orientation of an MTJ is often engineered by a phenomenon known as 
exchange biasing [46, 47]. Exchange biasing referred to a process of stabilization of the 
moment of an FM layer by coupling it to an anti-ferromagnetic (AF) layer. Anti-
ferromagnets come in the form alloys like PtMn and IrMn. They possess a unique 
property in that the magnetic orientation of each layers are naturally ordered in an 
alternating anti-parallel pattern. The AF layer gives rise to exchange field to the adjacent 
FM2 layer. AF/FM2 layers are then subjected to a high temperature above the Neel 
temperature of the AF layer while applying magnetic field above HC2. When the bilayer 
is cooled below the ordering temperature of the AF layer, the spins in the AF layer are 
blocked in AF domains with very small uncompensated net moments in the direction of 
the FM2 layer, giving rise to a net magnetic bias field. As a result, FM2 layer exhibits a 
unidirectional magnetic anisotropy so that its magnetic moment direction is fixed in one 
direction [46]. This phenomenon is also known as pinning process, where FM2 is often 
referred as the pinned layer. Fig. 3.9(c) shows the typical structure of an MTJ that utilizes 
AF layer to pin the magnetic moment direction of FM2. 
The next modification is to use an artificial AF layer as shown in Fig. 3.9(d) and 
3.9(e). An artificial AF layer can be made by utilizing a phenomenon known as interlayer 
exchanged coupling. In his study on magnetic super lattices, Parkin discovered that two 
Co layers can be ferromangetically or anti-ferromagnetically coupled through a thin layer 
of Ru [48] or Cu [49]. Depending upon the thickness of the spacer layer, i.e. Ru or Cu, 
the coupling oscillates between ferromagnet and anti-ferromagnet. The advantage of 
using artificial AF layer as to the actual AF layer is that the switching field is lowered; 
hence, it makes MTJ more suitable for an on-chip application such as MRAM. 
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ANALYSIS OF LATCHING MECHANISMS IN  
TUNNELING-BASED STATIC RANDOM ACCESS MEMORY 
 
 
This chapter describes the operation of various tunneling-based static random 
access memory (TSRAM) configurations. There are three major categories: TSRAM with 
resistive, FET, and tunnel diode load. Each configuration has advantages and 
disadvantages in terms of biasing sequence, static power dissipation, and the easiness to 
latch into a particular state. Their feasibilities to be applied in cross-point RAM 
architecture are discussed. Extensive load line analyses were performed, and latching 
mechanisms are identified and explained. The material discussed in this chapter is 
essential for the study on operation margins in the next chapter. 
 
 
4.1. Overview on Load Line Analysis 
 
 
 To some extent, the basic understanding on how TSRAM operates has been 
presented in section 2.1.3 (pg. 27). It is important, however, for the discussion in this 
chapter that some key characteristics to be restated and reemphasized. Fundamentally, a 
TSRAM functions in a similar way with a conventional 6T-SRAM. Both memory cells 
rely on the inherent bistability nature of the circuit.  
 What is bistability or bistable operation? As the name implies, bi means two and 
stability means steady or constant. Thus, bistability is defined as a condition where a 
circuit can function at two different stable operating currents for a given applied bias, or a 
circuit that is capable to hold two stable potentials for a given operating current. One may 
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ask, in what sense that either potential or current is considered to be stable? Is it with 
respect to noise, time, temperature or something else? To answer this question, a closer 
look into circuit analysis is needed.  
 An analysis of a circuit at a certain node within a system can be obtained by 
performing a load line analysis. For discussion sake, the node of interest is referred to as 
the sense node. The voltage response at this node is then measured as a function of the 
input signal applied at other nodes within the circuitry. With respect to the sense node, a 
circuit usually can be divided into two major components, driver and load. The term 
driver refers to a particular part of the circuit that controls the current magnitude and 
direction at the sense node. It is usually the part of the circuit from the sense node to the 
ground. Load, on the other hand, is the part of the circuit that responses to the change in 
current caused by the driver. This part is usually from the sense node to the reference 
voltage, such as the power supply voltage. 
 To illustrate the role of the driver and load, consider a simple circuit of a resistor 
and a diode as shown in Fig. 4.1(a). The resistor acts as the load and the diode as the 
driver element. The sense node is taken to be the middle node. The voltage drop across 
the resistor is VR, and the voltage drop across the diode is VDIODE. It is apparent that the 
sum of the two voltages should add up to the power supply voltage, VSUPPLY. The current 
that runs through the diode and resistor should be identical (i.e. IR = IDIODE). Load line 
analysis enables circuit designer to determine the operating current and voltage drop 
across the two devices for a given VSUPPLY. 
 Fig. 4.1(b) visualizes the load line current-voltage (I-V) characteristics of the 
diode/resistor circuit from the point of view of the sense node. The I-V relationship at the 
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sense node follows that of the diode because the diode is the driver. The I-V 
characteristics of the load resistor, on the other hand, it is not so obvious. One can use the 
Ohm’s law and Kirchhoff’s voltage law to draw the load line.  
 One may consider two extreme cases. Assuming that the voltage drop across the 
diode is zero, which also implies that the drop across the resistor is basically the supply 
voltage, the operating current is simply VSUPPLY divided by the value of the resistor (i.e. 
point A). Considering the other extreme case when the voltage drop across the resistor is 
zero, which implies that VDIODE is VSUPPLY, the current that flows across the resistor is 
also zero (i.e. point B). With these two extreme cases, the I-V characteristics for the load 
resistor can be constructed as shown in Fig. 4.1(b). 
 
 
 (a) (b) 
 
Fig. 4.1. (a) Circuit diagram of a resistor and diode in series connection. (b) The current-
voltage load line analysis of circuit in (a). 
 
 
 The intersection between the driver and load I-V curves is a stable operational 




























passing through the diode is equal to the current passing through the load resistor. It is 
also apparent that this stable point can shift to higher or lower current values along the 
driver I-V curve line if the circuit operates at higher or lower VSUPPLY, respectively. If the 
operation of either device changes with varied temperature, the stable point will change 
as well. Therefore, a stable operating point can be defined as a point at steady-state 
condition where the current passing through the driver and load elements is equal.  
 In a more complex circuitry such as SRAM and TSRAM, a circuit may have more 
than one stable operating point. The action to toggle between two stable points by various 
biasing sequence is called latching. Once a certain state is achieved, it is said that the 
circuit is latched into that particular logic state. Therefore, a stable point sometimes is 
also referred as a latching point.  
 
 
4.2.   Various TSRAM Configurations 
 
 
 The main characteristic that various TSRAM configurations share is that the driver 
element is made out of one or more tunnel diodes. The negative differential resistance 
(NDR) behavior provides a unique condition for the memory to operate on two or more 
latching points. The scope of study in this chapter is limited to a binary TSRAM design.  
 There are two types of load, passive and active load. Passive load simply means that 
the load element consists of passive devices. By definition, passive device is defined as 
an electrical component incapable of controlling the flow of current by means of another 
electrical signal. An example of passive device is a resistor. The second type of load 
component is an active load, which comprises of active electrical devices. Unlike passive 
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device, active device has the capability to control the flow of currents. Transistors and 
diodes are examples of active devices.  
 In this study, TSRAM designs with both passive and active loads were investigated. 
The three kinds of load used in this experiment are resistor, FET, and tunnel diode. It is 
important to note that a significant portion of this chapter is dedicated to the explanation 
of TSRAM with resistor load because its understanding is crucial to the discussion of 
other types of TSRAM designs. In the next several sections, the specifics of latching 
mechanism for each type are discussed.  
 
 
4.2.1. TSRAM with an R-Load 
 
 
The simplest TSRAM design consists of a resistor and a tunnel diode.  Fig. 4.2(a) 
illustrates the circuit diagram of a TSRAM cell with a resistor as the load element. The 
corresponding current-voltage load line analysis is given in Fig. 4.2(b). There are three 
main intersections between the driver and load curves, L1, L2, and L3. L1 intersection 
occurs before the peak, L2 between the peak and valley, and L3 after the valley. Due to 
inherent instability in the negative differential resistance region of a tunnel diode, 
latching point L2 is not a stable point for data storage. Therefore, this particular TSRAM 
is only suitable for a bistable operation; hence, a binary memory system. A logic state 
low can be defined as the latching point L1, which operates at a current of I1 and a 
voltage of V1 or VL. In a similar way, logic state high is defined as the latching point L3, 







Fig. 4.2. (a) Circuit diagram of a TSRAM with a resistor as the load element.  
(b) The current-voltage load line analysis of an R-load TSRAM. 
 
 
In order for the resistor/tunnel diode pair to operate in bistable condition, there are 
two basic requirements. The first is that the resistor value has to be at least RMIN, which 








=  (4.1) 
 
If RLOAD is less than RMIN then the memory cell can only operate in a monostable 
condition as in the case for R1 in Fig. 4.3. In other words, there is only one latching 
points at any applied power supply voltage. If RLOAD is equal to RMIN then the only 
condition the cell is in a bistable condition is when the load line intersects with the driver 
curve right at the peak and valley of the tunnel diode curve as in the case of R2. As the 
load resistance continue to increase beyond RMIN, such as in the case of R3 and R4, the 

































Fig. 4.3. The I-V load line analysis of TSRAM cell with various values of load resistor. 
 
 
 The implication of increasing RLOAD values can be readily observed as depicted 
clearly in Fig. 4.3. The difference between high and low voltages gets widened. In a 
sense, this is a desirable trend in that the wider the difference, the more distinguishable 
the logic states are. In addition, increasing RLOAD resistance causes the operating current 
for both logic states to get closer together. This is also preferable in that the static power 
dissipation will be similar when the cell is latched to the high and low state. Similar 
operating currents lead to a more accurate prediction of the overall static power 
consumption of the memory cell. 
 There is a significant trade-off, however. The power supply voltage necessary for 
the TSRAM to operate in a bistable condition also increases with increasing RLOAD. To 
illustrate this point more clearly, the power supply voltage range in which TSRAM is in a 
bistable condition is plotted in shaded gray area for two different resistor values, R1 and 
R2, in Fig. 4.4. The supply voltage range for the smaller resistor value R1 is narrower 
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than the voltage range for R2. The R2 range of operation is also shifted to higher 
operating voltages than operating voltages of R1. The VSUPPLY range for bistability can be 
calculated as follows. 
 LOADVVMINSUPPLY RIVV +=)(          (4.2) 
 LOADPPMAXSUPPLY RIVV +=)(  (4.3) 
The calculated range of VSUPPLY is critical in determining the best biasing condition for a 
standby operation. In other words, the standby load line should provide a condition where 
TSRAM is in a bistable mode. The voltage range in which VSUPPLY is less than 
VSUPPLY(MIN) is called monostable low region because the latching point occurs at a point 
lower than the possible lowest stable state. Similarly, the voltage range in which VSUPPLY 
is larger than VSUPPLY(MAX) is called monostable high because the latching point occurs at a 
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4.2.1.1. 1R-1TD TSRAM 
 
A TSRAM cell that consists of a 16×16 μm2 Si/SiGe RITD and a load resistor of 
238 Ω was used to study the latching mechanism of an R-load TSRAM configuration. 
The I-V characteristics of the drive and load elements were measured using Keithley 
4200 Parameter Analyzer, and the result is plotted in Fig. 4.5. The power supply voltage 
at standby is 1.2 V. For clarity in the discussion, the VSUPPLY at standby is termed VSB. 
Using equation (4.2) and (4.3), the VSUPPLY(MIN) and VSUPPLY(MAX) are calculated to be 0.97 
V and 1.56 V, respectively. 
At a VSB of 1.2 V, there are two stable latching points at 0.25 V (point A) and 0.65 
V (point C). In binary terms, point A represents the logic bit low and point C the logic bit 
high. When the circuit is just turned on, the potential at the sense node immediately 
latches into the lowest stable point, point A. To latch into a high logic state, VSUPPLY is 
raised in such a way that the load line shifts into the monostable high region. In other 
words, VSUPPLY is increased beyond VSUPPLY(MAX). With a VSUPPLY at 1.6 V, the latching 
point moves from point A to point B at 0.76 mV. Upon switching the supply voltage back 
to VSB, the latching point shifts from point B to point C at 0.65 mV. 
In a similar way, to latch from the high to low logic state, VSUPPLY is lowered in 
such a way that the load line shifts into the monostable low region. The applied VSUPPLY 
has to be less than the VSUPPLY(MIN). With a VSUPPLY at 0.8 V, the latching point moves 
from point C to point D at 0.17 V. Upon switching back the supply voltage to the standby 
value, the latching point shifts back to point A at 0.25 V. 
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Fig. 4.5. The I-V load line analysis of a TSRAM cell that consists of a 16×16 μm2 
Si/SiGe RITD and a load resistor of 238 Ω. 
 


































) VSB = 1.2 V
 
 
Fig. 4.6. Time diagram of biasing conditions during writing high, writing low, and 
standby operation of an R-load Si/SiGe RITD TSRAM. 
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The latching sequence from the higher to lower logic state and vice versa is also 
presented in terms of a time diagram in Fig. 4.6. The upper diagram traces the change in 
VSUPPLY with respect with time. The lower diagram records the potential change in the 
sense node as a response to the shifts in VSUPPLY. The measured results are in close 
agreement with the values predicted from the load line analysis in Fig. 4.5. A few mV 
differences between the two diagrams can be attributed to additional resistances from the 
wires used to connect the probe station to the digital tester. 
The operational of an R/TD TSRAM is very simple. However, the design has a 
couple of major drawbacks. First, the resistor load usually takes a lot of footprint for an 
on-chip integration. In addition, a low power TSRAM requires that the device operates 
around 10s of nA of a standby current. Assuming that the peak voltage is kept constant at 
0.1 V with scaling, it will require a resistor in the order of 100s of MΩ to achieve 
bistability. Resistors of this magnitude are simply impractical. The second major 
drawback is non-constant load line characteristics. For every state, either it is at a standby 
high, standby low, writing high, or writing low operation, the circuit operates at different 
VSUPPLY. This complicates the prediction of the overall power consumption of the cell. 
Lastly, the design can not be implemented in a RAM cross-point architecture.  
 
 
4.2.1.2. 1R-1T-1TD TSRAM Design 
 
 
One way to circumvent the non-constant load line and incompatibility with RAM 
architecture is to add an access transistor to the design. The addition of an access FET to 
the middle node eliminates the need to pulse VSUPPLY. This way the load line is relatively 
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constant during various stages of the cell operations. The FET can also be utilized to alter 
the latching states by injecting or draining current into or out of the sense node. 
To study the latching mechanism of this cell, the same tunnel diode and resistor 
used in the previous study was reutilized with an addition of an NFET from a 
commercially available ALD1103 CMOS chip. Fig. 4.7 shows the circuit diagrams of the 
cell at a standby, writing high, and writing low operations. During the standby operation, 
VSUPPLY is biased at 1.2 V, and the NFET is turned off. At this condition, the current-
voltage load line characteristic is literally identical to the standby load line characteristics 
of the 1R-1TD TSRAM cell presented in the previous section (see Fig. 4.5). When the 
TSRAM cell is just turned on, the potential at the sense node naturally settles to the 




Fig. 4.7. A 1R-1T-1TD TSRAM during (a) standby, (b) writing high, and (c) writing low 
operations. The components used are a 16×16 μm2 Si/SiGe RITD, a load resistor of  
238 Ω, and an NFET from ALD1103 CMOS chip. 
 
 
To latch into the high logic state, a current is injected into the sense node via the 
access NFET by applying 2.0 V to both the gate and drain as shown in Fig. 4.7(b). By 

























































Fig. 4.8. The I-V load line characteristics of a 1R-1T-1TD TSRAM during writing high 




Fig. 4.9. The I-V load line characteristics of a 1R-1T-1TD TSRAM during writing low 
operation. The latching point shifts from point C to D to A. 



































resistor. At the onset of switching, the effective VGS is about 1.76 V due to the fact that 
the potential at the source-end is still held at 0.24 mV. This also means that the VDS is 
around 1.76 V. At this particular condition, the channel on-resistance is about 550 Ω, 
acting as a part of the load resistance. Since the on-resistance is in parallel with the 
RLOAD, the effective load resistance decreases from 238 Ω to about 165 Ω. The alteration 
in load characteristic is depicted in Fig. 4.8 by the change in the slope of the load line. 
The latching point moves from point A to point B at 0.71 V. Upon switching to the 
standby condition by turning off the access NFET, the latching point shifts from point B 
to point C at 0.63 V.  
To latch from the high to low state, the sense node is discharged by shorting it to 
the ground via the access NFET as schematically shown in Fig. 4.7(c). The word line is 
biased at 2.0 V while grounding the bit line. By doing so, a current path parallel to the 
drive RITD is created. The driver characteristic is then altered in such a way that both the 
peak and valley currents are elevated to a much higher voltages as shown in Fig. 4.9. As a 
result, the latching point moves from point C to point D at 0.17 V. Upon restoring the 
TSRAM to the standby condition, the latching point shifts from point D back to point A. 
Fig. 4.10 illustrates the time diagram and biasing conditions during the standby, 
writing high, and writing low operations. The uppermost diagram traces the applied bias 
at the bit line, which is the drain of the access transistor. The middle graph shows the 
pulsing of the word line or the gate of the NFET, turning on and off the access gate. The 
bottom most diagram shows the voltage response at the sense node. The measured 
numbers matched with the load line analysis within reasonable error margins. 
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Fig. 4.10. Time diagram of biasing conditions during writing high, writing low, and 
standby operation of a 1R-1T-1TD TSRAM. 
 
 
The 1R-1T-1TD TSRAM design still does not address the issue of the need to use 
incredibly large load resistor in the order of 100s MΩ for low power application. 
Therefore, this type of configuration is most likely not suitable for a high-density and 
low-power RAM application. 
It is important to note at this point that the sense node, which is the source end of 
the access NFET, is always at a higher potential than the drain end during standby. 
Although it is not a concern at this point, this condition can have a serious effect at low 
power and low current operations. If the sub-threshold leakage current of the access FET 
is comparable to the operating standby current of the TSRAM then the latch becomes 
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unstable. This problem is not exclusive to this TSRAM configuration; rather it is a 
universal issue for every memory technology that utilizes access FETs for row-column 
addressing in RAM applications.  
 
 
4.2.2. TSRAM with a FET-Load 
 
 
The second type of load element investigated in this study is a FET load. In general, 
a FET is more desirable than resistor for an on-chip integration. The conductance of the 
FET can be engineered by altering the channel doping, gate oxide thickness, and width-
to-length ratio of the channel. Unlike resistor, a FET is an active load in that the current 
drive through the device can be easily controlled through the application of appropriate 
gate bias. This characteristic gives a lot of flexibilities in terms of matching the current 
range in which the load FET and tunnel diode operate in a bistable mode. In addition, the 
footprint of a FET is much smaller than that of a resistor. 
 
 
4.2.2.1. 1T-1TD TSRAM Design 
 
 
The simplest case for a FET-load TSRAM is a cell where an NFET is connected in 
series with a tunnel diode as shown in Fig. 4.11(a). The drain end of the transistor is fixed 
at a constant voltage at VDD. The switching from one logic state to another is controlled 
through the gate terminal of the load FET. During standby, a fixed bias at the gate is 
chosen. This, however, presents an issue. Depending on the logic state stored in the sense 
node, the potential difference between the gate and source varies. Therefore, there are 
effectively two standby load lines that need to be considered. Fig. 4.11(b) illustrates the I-
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V load line characteristics of a FET-load TSRAM during a standby operation. When the 
sense node is at low, VL, the effective VGS is VGSL or VG – VL. The intersection between 
the driver and load curves at point L1 represents the logic state low. When the sense node 
is at high, VH, the potential difference between the gate and source becomes VGSH or VG 
– VH. At this condition, the cell is latched to point L2, which is the logic state high. 
 
 
 (a) (b) 
 
Fig. 4.11. (a) A circuit diagram of a TSRAM with a FET as the load element.  
(b) The current-voltage load line analysis of a 1T-1TD TSRAM. 
 
 
Having two standby load lines is undesirable from the perspective of operational 
margin of the bias range that can be applied to the gate. Both load lines have to intersect 
the driver curve between the peak and valley of the tunnel diode to ensure a bistable 
operation. In other words, this type of memory architecture puts a heavy constrain on the 
minimum PVCR of the drive tunnel diode. The larger the PVCR, the wider the voltage 
margins on the gate is. 
A prototypical cell was constructed using a discrete 16×16 μm2 Si/SiGe RITD and 
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VGSL = VG – VL   










and the applied voltage on the gate is 2.30 V. As discussed above, there are two distinct 
load line curves depending upon the potential held at the sense node. The measured IV 
characteristics for the driver and load are presented in Fig. 4.12. The effective gate-to-
source voltage when VSN is at a logic state low, VGSL, is about 2.0 V. At this condition, 
the load line intersects the driver curve at point A at 0.30 V. In addition, the effective VGS 
when the sense node is at a logic state high, VGSH, is 1.64V. At this condition, the 
latching point is at point C at 0.66 mV. 
 








(C) VGSH = 1.64 V
VGSL = 2.0 V















Fig. 4.12. The I-V load line characteristics of an 1T-1TD TSRAM during standby. 
 
 
 The sense node naturally latches into a logic state low when the TSRAM is just 
turned on. To latch to the logic state high, higher gate voltage at 2.6 V is applied to force 
the latching point to escape the peak and move beyond the valley of the driver curve. A 
careful  evaluation  of  the switching mechanisms revealed that there is an extremely brief  
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Fig. 4.13. The I-V load line characteristics of 1T-1TD TSRAM during writing high 
operation. The latching point shifts from point A to B’ to B to C. 
 































Fig. 4.14. The I-V load line characteristics of 1T-1TD TSRAM during writing low 
operation. The latching point shifts from point C to D’ to D to A. 
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unstable  transient  latching  point  during the switching. Right after the gate voltage is 
raised from 2.3 V to 2.6 V, there is a brief period in which the sense node is still held at 
0.30 mV. Thus the effective VGS is around 2.30 V.  The load line during this transient 
state is shown as the thin-dashed line in Fig. 4.13.  This condition forces the latching 
point to move from point A to point B’ at 0.93 V. Point B’, however, is not a stable point 
because the effective VGS suddenly changes due to potential jump at the sense node. The 
effective VGS quickly drops from 2.31 V to 1.84 V, resulting in the shift of latching point 
from point B’ to point B at 0.76 mV. Upon restoring the biasing condition to the standby 
condition, the latching points moves from point B to point C at 0.66 mV. 
A similar analysis was done to investigate the switching operation from the logic 
state high to low. The measured current-voltage characteristics are given in Fig. 4.14. A 
lower gate voltage at 2.0 V is applied to force the latching point to escape the valley to a 
point before the driver peak. A brief transitional point was also found at the onset of 
switching. At this point, 2.0 V is already applied to the gate, but the sense node is still 
being held at 0.66 mV. As a result, the effective VGS is 1.34 V. This condition forces the 
intersecting point to move from point B to point D’ at 0.08 V. This state is unstable 
because VGS suddenly changes from 1.34 V to 1.92 V, changing the load line and 
latching point from point D’ to point D at 0.19 V. Once the gate bias is returned to its 
standby potential, the latching point shifts from point D back to point A at 0.30 V.  
The latching operations are also demonstrated using the logic tester in the form of 
time diagram as shown in Fig. 4.15. The upper diagram traces the bias applied to the gate 
of the FET load during various operation. The lower diagram shows the potential at the 
sense node. 
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Fig. 4.15. Time diagram of biasing conditions during writing high, writing low, and 
standby operation of 1T-1TD TSRAM. 
 
 
Like 1R-1TD cell, 1T-1TD TSRAM is not suitable for a RAM cross-point 
architecture. The cell does not provide the flexibility for easy row-column addressing. In 




4.2.2.2. 2T-1TD TSRAM Design 
 
 
An access gate can be added to the 1T-1TD TSRAM cell to make it compatible 
with an addressable RAM architecture. A prototypical cell was constructed by using 2 
NFET from an ALD1103 CMOS chip and a discrete 16×16 μm2 Si/SiGe RITD. One of 
the NFET is used as a load element and another NFET as a current modulator during the 
writing operations. Fig. 4.16(a) illustrates the circuit diagram during the standby, writing 
high, and writing low operations.  
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Fig. 4.16. 2T-1TD TSRAM during (a) standby, (b) writing high, and (c) writing low 
operations. The components used are 16×16 μm2 Si/SiGe RITD, and 2 NFET from 
ALD1103 CMOS chip. 
 
 
















































Fig. 4.17. Time diagram of biasing conditions during write high, write low, and standby 



























Fig. 4.17 illustrates the time diagram and biasing conditions during the standby, 
writing high, and writing low operations. The uppermost diagram traced the applied bias 
at the bit line, which was the drain of the access transistor. The middle graph shows the 
pulsing of the word line or the gate of the NFET, turning on and off the access gate. The 
bottom most diagram shows the voltage response at the sense node.  
During standby, the gate and drain of the FET load are biased at 2.3 V and 2.0 V, 
respectively at all time. The access FET is turned off. Theoretically, the I-V 
characteristics of the driver and load element at standby operation are supposed to be 
exactly the same as in the case of 1T-1TD TSRAM (see Fig. 4.12). In reality, the 
measured voltages at the sense node are slightly lower. The logic state low is at 0.26 V 
and logic state high at 0.57 V. The slight drop is caused by the presence of the access 
transistor. Apparently, the access FET is drawing current although no bias is applied to 
both the gate and drain. This leakage current pulls the potential at the sense node to lower 
voltages. 
 To write into the logic state high, both the gate and drain terminals of the access 
FET are biased at 2.0 V. Enough current is injected into the sense node, causing the 
latching point to escape the peak and move beyond the valley of the driver curve to 0.63 
V. Once the access FET is turned off, the latching point moves to its standby logic high at 
0.57 V. To write to the logic state low, the gate of the access transistor is turned on while 
grounding the drain terminal. By doing so, a current path from the sense node to the 
ground is created, pulling down VSN to 0.20 V. Upon restoring the standby biasing 




4.2.3. TSRAM with a TD-Load 
 
 
The last type of TSRAM configuration investigated in this study is a cell that has 
tunnel diode as both the driver and load elements. Fig. 4.18(a) shows the circuit diagram 
of a simple latch formed by two tunnel diodes connected in series. The middle node is the 
sense node where binary bit information is stored. The current-voltage load line 
characteristics of the latch are illustrated in Fig. 4.18(b). Assuming that TD1 and TD2 are 
identical, which should be the goal of TSRAM design of this configuration, the load line 
forms a symmetrical folded characteristic with respect to the driver curve. As mentioned 
in 1R-1TD latch, the mid-point intersection at the NDR region of either the driver or load 
characteristics is not a stable point for data storage. Thus, only intersections at L1 and L2 




  (a) (b) 
 
Fig. 4.18. (a) A circuit diagram of a TSRAM with a TD as the load element.  






















V2 = VH 




Given a symmetric characteristic, both latching points operate at the same current 
level. This is one of some advantages of this type of TSRAM in comparison to other 
designs described in the previous sections. Point L1 and L2 can be shifted to a higher 
operating current as high as the peak current of the drive TD, and shifted to a lower 
operating current as low as the valley current of the drive TD. To do so, a certain bias has 
to be applied to VDD. Increased VDD also elevate the operating standby current. The same 
is true that the standby current is decreased with lower VDD values. Generally, a TSRAM 
is designed in such a way that the product of VDD and operating standby current, i.e. the 
static power dissipation, is at its lowest value.  
 
4.2.3.1. 2TD TSRAM Design 
 
The simplest design of TD-Load TSRAM consists of two tunnel diodes in series as 
already shown in Fig. 4.18(a). A prototypical cell was created using two 16×16 μm2 
Si/SiGe RITDs integrated on the same substrate. Their characteristics are not identical 
due to some variations in processing outcome during the fabrication. However, they both 
operate at a similar current range that still provides enough overlap to create a bistable 
latch.  
Fig. 4.19 shows the measured current-voltage load line characteristics of the two 
tunnel diodes during a standby and writing high operation. At a standby condition, VDD is 
biased at 0.7 V. The two stable latching points are point A at 0.12 V and point C at 0.56 
V. To toggle between these points, a pulse signal is applied to VDD. To write to the logic 
state high, VDD is increased to 1.2 V in such a way that the whole load curve shifts  to  
higher voltages.  At  this  condition,  the  only stable point for the sense node to latch was 
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Fig. 4.19. The I-V load line characteristics of 2TD TSRAM during writing high 
operation. The latching point shifts from point A to B to C. 
 





































Fig. 4.20. The I-V load line characteristics of a 2TD TSRAM during writing low 
operation. The latching point shifts from point C to D to A. 
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point B at 0.57 V. Upon switching VDD back to 0.7 V, the stable point shifts to its standby 
position at point C at 0.56 V.  
 To latch to the logic state low, VDD is lowered to 0.2 V. It is important to note at 
that 0.2 V was picked for symmetry purposes. VDD is increased by 0.5 V to latch into the 
logic state high; therefore, VDD is also lowered by 0.5 V to latch to the logic state low.  It 
is apparent, however, that a 0.5 V drop is not necessary. The logic state low can be 
achieved by a much less drop in VDD. As VDD was lowered, the load curve shifts to lower 
values as depicted in Fig. 4.20. The latching point also moves from point C to point D at 
0.10 V. Upon restoring the standby condition, the latching point shifts from point D back 
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Fig. 4.21. Time diagram of biasing conditions during writing high, writing low, and 
standby operation of a 2TD TSRAM. 
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The latching operations are also demonstrated using a logic tester in the form of 
time diagram as shown in Fig. 4.21. The upper diagram traces the power supply voltage 
during various operations. The lower diagram shows the potential at the sense node. 
 
4.2.3.2. 1T-2TD TSRAM Design 
 
As shown in Fig. 4.22(a), a 1T-2TD TSRAM cell consists of two tunnel diodes 
connected in series with a current manipulator, NFET, connected into the sense node. A 
prototypical cell was constructed using two 16×16 μm2 Si/SiGe RITDs and an NFET 
from CMOS ALD1103 chip. During the stand-by mode, the NFET is off, and VDD is 
fixed at 1.0 V. RITD1 and RITD2 function as the driver and load, respectively, resulting 
in folded current-voltage characteristics as depicted in Fig. 4.23.  The intersections 
between the drive and load curves indicate two stable latching states, point A at 0.25 V 
and point B at 0.75 V, respectively. These two states represent logic low and high, 
respectively.  
To latch into the logic state high, a current has to be supplied into the sense node 
through the NFET by applying a bias of 2.0V to both the drain and gate. Fig. 4.22(b) 
depicts the circuit diagram during a writing high cycle. By activating the NFET, a current 
path parallel to RITD2 is formed, elevating the overall current that passes through the 
load diode as shown in Fig. 4.24. As a result, the potential at the sense node (VSN) 
changes abruptly from point A at 0.25 V, to point B at 0.79 V. By restoring the standby 
biasing conditions, i.e. shut-off the NFET, VSN is restored to the nearest stable latching 





Fig. 4.22. 1T-2TD TSRAM during (a) standby, (b) writing high, and (c) writing low 
operations. The components used are two 16×16 μm2 Si/SiGe RITDs, and an NFET from 
ALD1103 CMOS chip. 
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Fig. 4.24. The I-V load line characteristics of a 1T-2TD TSRAM during writing high 
operation. The latching point shifts from point A to B to C. 
 
 

































Fig. 4.25. The I-V load line characteristics of an 1T-2TD TSRAM during writing low 
operation. The latching point shifts from point C to D to A. 
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To write to the logic state low, current is subtracted or drained from the sense node 
by simply applying a bias to the gate of the NFET and grounding the bit line. Since there 
is a potential difference between sense and bit node, current flows out of the sense node 
as illustrated in Fig. 4.22(c). In other words, a current path parallel to the driver tunnel 
diode was created, causing a rise in the drive current. As a result, VSN changes suddenly 
from point C, 0.75 V, to point D, 0.20 V (Fig. 4.25). Restoration to the stand-by 
conditions shifted the latching point back to A, 0.25 V.  
 

















































Fig. 4.26. Time diagram of biasing conditions during writing high, writing low, and 
standby operation of a 1T-2TD TSRAM. 
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The corresponding time diagram of the writing and standby cycles is given in Fig. 
4.26. The uppermost diagram traces the applied bias at the bit line, which is the drain of 
the access transistor. The middle graph shows the pulsing of the word line or the gate of 
the NFET, turning on and off the access gate. The bottom most diagram shows the 
voltage response at the sense node. Slight discrepancies between the values from I-V 






The latching mechanisms of various TSRAM configurations are presented. Three 
different load elements are considered: R-load, FET-load, and TD-load. Extensive load 
line analyses were used to investigate basic TSRAM operations, such as writing high, 
writing low, and standby operations. In general, an access gate is necessary to make the 
latch applicable to the cross-point RAM architecture. The latching on R-load TSRAM is 
relatively simple, but resistors are not suitable of large scale integration. The usage of 
FET as load element is limited due to the presence of dual standby load line. The most 
ideal configuration is the TD-load. The TD-load TSRAM also uses the lowest power 








STUDIES ON THE OPERATION MARGINS OF  
TUNNELING-BASED STATIC RANDOM ACCESS MEMORY 
 
 
This chapter describes a study on the operation margins of tunneling-based random 
access memory (TSRAM) with tunnel diode as the load element. The analyses are based 
on the empirical modeling of Si/SiGe resonant interband tunnel diodes (RITD). The first 
part of the study focuses on the effect of device structure on standby power supply 
voltage and operating current. The second half of the work investigates the effect of high 
temperature operations on device performance and tunnel diode latching mechanisms. 
Based on the model used in this study and some key assumptions, predictions on TSRAM 
performance at various technology nodes are presented. 
 
 
5.1. Definition of Operation Margins 
 
 
Operation margin is a very vague term and encompasses different aspects of a 
system. Like the name implies, operation margins of a system refer to various sets of 
limitations in which the system is still fully functional with acceptable measures of 
performance. The attributes that constitute sets of these limitations are different from one 
system to another. It is system specific and has to be defined clearly.  
The term operation in the case of TSRAM includes various latching mechanisms, 
such as writing high, writing low, and standby condition. The details on latching 
mechanisms of various types of TSRAM have already been described in chapter 4. 
Moreover, the margin in TSRAM case is defined as the range of operating currents and 
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power supply voltages in which the memory cell can still perform writing high, writing 
low and standby operations. In other words, the margins can be thought of as the limits of 
operating currents and power supply voltages in which the TSRAM cell can still store at 
least two distinct logic states. Outside of these margins, a TSRAM cell does not function 
as a storage device. 
In the light of these definitions, there are several key questions that need to be 
addressed. How low or high in power supply voltage a TSRAM can still exhibit bistable 
operation? What is the standby current operating on a single cell for a given power 
supply voltage? What is the static power dissipation at the extreme limits of cell 
operations? How much current required to write into a logic state? What aspects 
determine these operation limits? The answers to these questions are crucial in predicting 
the usability of TSRAM technology in memory application. 
It is important to note that the discussion on the operation margin in this chapter is 
only limited to the margins for the tunnel diodes. The performance requirement of the 
access FET is not being considered at this moment. Secondly, operation margin 
evaluations are confined within the static domain due to some testing equipment 
limitations. A static domain refers to a time-independent testing. Thus, the writing and 
reading speed of the memory are not within the scope of this study. 
 
 
5.2. Empirical Modeling of Operation Margins of Si/SiGe RITD TSRAM 
 
 
The study of the operation margin of TSRAM was done through empirical 
modeling of Si/SiGe resonant interband tunnel diodes using Matlab 7. The measured 
current-voltage relationship of a tunnel diode was converted into a 2-column matrix. The 
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first column consists of the independent variable, which is the applied voltage. The 
second column contains the dependent variable, which is the measured current. A specific 
algorithm was developed and used to determine the currents and voltages of the peak and 
valley of a tunnel diode.  
Once the positions of the peak and valley are identified, the current-voltage matrix 
is then divided into three regions. The first region is when the applied voltage is from 
zero to the peak voltage (VP), i.e. 0 < V < VP. Region 2 is when the applied voltage is 
between the peak and valley voltage (VV), i.e. VP < V < VV. The region where the applied 
voltage is larger than VV is called region 3. Fig. 5.1 illustrates the partitioning of the 
current-voltage characteristic of a Si/SiGe RITD with 10 nm i-layer thickness. 
Utilizing curve fitting tool in Matlab 7, the I-V data on region 1 and 3 are modeled 
using a six-degree polynomial. A high degree polynomial is required especially to model 
the operation in region 3, which is more of exponential growth in nature. Region 2 is of 
less important to model since any intersection point between the driver and load curves in 
this region is inherently unstable. Therefore, a linear fit is sufficient. The I-V 




The simulated I-V data for the Si/SiGe RITD with 10 nm thick of i-layer is presented as 
hollow circles connected with dashed line in Fig. 5.1. 
A16V6 + A15V5 + A14V4 + A13V3 + A12V2 + A11V + A10 for   0 < V < VP 
A21V + A20 for   VP < V < VV 
A36V6 + A35V5 + A34V4 + A33V3 + A32V2 + A31V + A30 for   VV < V  
ITD(V) = 
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Fig. 5.1. Empirical modeling of the current-voltage characteristic of a Si/SiGe RITD with 
10 nm thick of i-layer. 
 
 
The operating margins of a TSRAM are evaluated based on the simulated I-V 
characteristics of tunnel diodes. A memory latch that consists of two tunnel diodes with 
identical performance connected in series was considered in this study. Not only that the 
identical nature of the load and driver tunnel diode represents the ideal condition, it also 
greatly simplifies the simulation process, which is done through matrix manipulation in 
Matlab.  
As described in the previous chapter, the I-V characteristic of the load tunnel diode 
is simply the mirrored data points with respect to the y-axis, which in this case is the 
current axis as shown in Fig. 5.2. The applied power supply voltage, VSUPPLY is indicated 
by the intersection between the load line and the voltage-axis. To facilitate discussion, the 
drive characteristic is expressed as IDrive, and the load as ILoad. 
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Fig. 5.2. Simulated I-V load line characteristics, indicating the operating margin of the 
power supply voltage where the latch is in bistable operation. 
 
 

























Fig. 5.3. Simulation results of the voltage high and voltage low being stored at the sense 
node for a range of power supply voltages.  
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5.2.1.  Power Supply Voltage 
 
Once the load line characteristic is established, a range of VSUPPLY can be 
determined in such a way that the latch is operating in a bistable condition. It is apparent 
that VSUPPLY less than VV results in only one latching point located before the drive peak. 
Therefore, the minimum VSUPPLY has to be slightly larger than VV. The condition for 
bistability is when the load curve has to intersect the driver curve at the driver valley 
point as shown as the short-dashed line in Fig. 5.2. As a result, there are two possible 
stable points for binary storage: logic state high denoted by VH(MIN), and logic state low 
represented by VL(MIN). 
In a similar way, the condition for maximum VSUPPLY was also deduced from the 
understanding of latching mechanism. The maximum VSUPPLY occurs when the peak of 
the load curve intersects with the driver curve at a voltage much larger than VV. At this 
condition, the two logic states are VH(MAX) and VL(MAX). The exact values for minimum 
and maximum VSUPPY were solved numerically by shifting matrix elements in Matlab. 
Thus, for Si/SiGe RITD with 10 nm i-layer thickness, the acceptable VSUPPLY ranges are 
from 0.40 V to 0.71 V. VH(MIN) and VH(MAX) are 0.39 V and 0.60 V, respectively. VL(MIN) 
and VL(MAX) are 0.017 V and 0.1 V, respectively.  
Fig 5.3 traces the intersections between the load and driver characteristics for a 
range of power supply voltages, VSUPPLY(MIN) < VSUPPLY < VSUPPLY(MAX). In other words, 
this graph depicts the logic state high and low for the given range of VSUPPLY. The rate of 
change of VH with respect to VSUPPLY is generally much higher than VL. This is attributed 
to the fact that tunneling current has less resistive element than the diffusion or thermal 
current.  
106 
5.2.2.  Percent Voltage Swing (%VSWING) 
 
The performance of a tunnel diode latch can be further characterized by the a 
parameter known as %VSWING. The %VSWING is defined as a percent ratio of the 
difference between the high and low state to the applied power supply voltage. 





VVV  (5.2) 
 
The higher %VSWING, the better the latch operates, and the clearer the distinction 
between logic states is. Ideally, %VSWING of 100% is desirable. However, this 
performance can never be achieved using a tunnel diode latch due to the existence of both 
intrinsic and extrinsic series resistances, such as junction, contact, and interconnect metal 
resistances.  
To illustrate the effect of series resistance on %VSWING , consider a hypothetical 
case where three different latches are made of tunnel diodes with similar PVCR but have 
different series resistances. Latch 1 has the lowest series resistance, and latch 3 has the 
highest series resistance. The current-voltage characteristics are schematically drawn in 
Fig. 5.4.   
The intersections between the load and driver curves denote the stable latching 
points at VH and VL for each set of tunnel diode pair. As the series resistance increases, 
the difference between VH and VL also decreases. Since the VSUPPLY is held constant for 
the three cases, the %VSWING decreases with increasing series resistance.  
Series resistance is not the only aspect that determines %VSWING. The PVCR of 
tunnel diodes used in the latch is also a major factor. In general, the higher the PVCR , 
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the better the latch operates. A 100% swing requires tunnel diodes with an infinite 
PVCR; hence, a valley voltage of 0 V. This is an impossible situation to achieve because 
there will always be some residual defects within the device, which contribute to an 






Fig. 5.4. Schematic drawing of load line analysis of tunnel diode latches with the 
same PVCR but different values of series resistances. 
 
To illustrate the effects of PVCR on %VSWING of a tunnel diode latch, consider 
hypothetical cases where three latches are made of tunnel diodes with similar series 
resistances but have different PVCR values. The current-voltage load line characteristics 
are schematically illustrated in Fig. 5.5. By tracing the intersections between the driver 
and load curves for each case, it is evident that the difference between VH and VL is 
decreasing with lower PVCR. Since VSUPPLY is kept constant, the %VSWING also decreases 










1  2  3 
RS1 < RS2 < RS3  
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minimize the series resistance and maximize the PVCR of the tunnel diode will result in 
higher %VSWING value, pushing it towards the ideal condition. 
 
 
Fig. 5.5. Schematic drawing of load line analysis of tunnel diode latches with 
similar series resistance and different PVCR. 
 
 
5.2.2.  Operating Currents: Standby Current and Writing Current 
 
The next attributes of the operation margin of a TSRAM is the operating standby 
current and the requirement for write current. Standby current is basically the current 
level at the latched points during a standby operation. It can be easily deduced from the 
understanding of the load line analysis that an operating standby current should lie 
between the peak and valley current. For a latch that is formed using two identical tunnel 
diodes, the standby currents for both logic states are at the same level. It is also apparent 
that when the power supply voltage is at minimum, VSUPPLY (MIN), the standby current is 
the valley current of the drive tunnel diode. Similarly, when the VSUPPLY is at the 










3    2    1 
PVCR1 > PVCR2 > PVCR3 
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Write current is defined as the additional current necessary into the sense node in 
order for a memory cell to switch its state. A positive write current refers to the current 
injected into the sense node, in such a way to force the latch to switch to the high logic 
state. Negative current, on the other hand, refers to the current being drained or 
subtracted from the storage node, in such a way to ensure that the latch is at its low state. 
Since the TSRAM considered in this study are constructed out of two identical tunnel 
diodes, the currents needed to latch either high or low are of the same magnitude with 
opposite signs. For simplicity, only latching high operation is discussed in this section. 




Fig. 5.6. Schematic drawing of load line analysis of tunnel diode latches, illustrating 
the necessary current for write high operation. 
 
 
The ratio between the writing high to standby current is a measure used to gauge the 
robustness of the memory cell due to variation in operating conditions. The larger the 











small or approaching unity, a small variation in operating conditions, such as a sudden 
voltage drop in the power supply voltage, the cell is prone to switching its state. 
 
5.3. The Effect of i-layer thickness on the Operation Margins of TSRAM 
 
 
One of the advantages in using Si/SiGe RITD is the ability to scale current density 
of the device from 210 kA/cm2 [1] to 20 mA/cm2 [2]. This is achieved by adjusting the 
intrinsic layer thickness sandwiched between P and B-δ doping planes. The intrinsic layer 
consists of X nm of undoped Si and Y nm of undoped SiGe as shown in Fig. 5.7. The 
sum of the two layers determines the tunneling barrier width. The larger the width, the 
less likely electron can tunnel, and the lower the current density of the device will be. The 
opposite is also true that the narrower the barrier width, the higher the electron tunneling 
probability, and the higher the current density of the device will be.   
 
   
Fig. 5.7. Schematic diagram of device structure of Si/SiGe RITD with total of  
X+Y i-layer thickness.  
 
 
In this particular experiment, empirical data from several Si/SiGe RITDs with 8, 10, 
12, 14, 15, and 16 nm of total barrier thickness provided by Jin et al. [2] were used. The 
shape of the devices is circular with a diameter of 50 μm. Table 5.1 lists the details of the 
p+ substrate 
100 nm n+ Si 
 X nm i-Si
Y nm i-SiGe
100 nm p+ Si 
P δ doping plane 
B-δ doping plane 




composition of the barrier stacks and their key device performance parameters, such as 
the position of the peak and valley and peak-to-valley current ratio (PVCR). 
 
Table 5.1. List of devices fabricated with various combinations of X and Y i-layer 
thicknesses with total thickness of 8, 10, 12, 14, 15, and 16 nm. 
 
Device i-Si (X nm) 
i-SiGe 
(Y nm) VP (V) VV (V) IP (A) IV (A) PVCR 
TD 8 nm 4 4 0.140 0.444 5.56×10-3 1.58×10-3 3.52 
TD 10 nm 4 6 0.100 0.388 5.29×10-4 2.10×10-4 3.00 
TD 12 nm 4 8 0.092 0.356 1.30×10-4 4.93×10-5 2.64 
TD 14 nm 4 10 0.084 0.308 1.50×10-5 5.81×10-6 2.20 
TD 15 nm 4 11 0.080 0.256 1.42×10-6 8.96×10-7 1.58 
TD 16 nm 4 12 0.084 0.230 3.95×10-7 2.93×10-7 1.35 
 
It is important to point out certain trends in the device performance as the tunneling 
barrier width of the device is altered. These trends affect directly the operation margin of 
tunnel diode latch made of these diodes. As mentioned above, it is expected that the peak 
and valley current decreases with increasing i-layer thickness. The PVCR of the devices 
also decreases with thicker intrinsic spacer layer thickness. This means that the %VSWING 
between the high and low logic state with respect to VSUPPLY will also degrade with 
thicker i-layer thickness. This is a trade-off point where %VSWING has to suffer in place of 
lower operating current tunnel diode. 
In terms of voltages, the higher current density devices exhibit higher peak and 
valley voltages. This is an indication that the range of acceptable power supply voltages 
will also shift to higher values. Combined with higher PVCR, the operation margin of 
VSUPPLY of tunnel diode with thinner i-layer thickness covers a wider range of voltages.  
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The I-V data of these devices was inputted into the TSRAM simulator described in 
the previous section. Fig. 5.8 shows both the actual measurement and polynomial fit of 
the I-V characteristics. Table 5.2 lists the polynomial coefficients used to model the 
current-voltage relationship for voltage range of 0 < V < VP of Si/SiGe RITDs with 
various i-layer thickness. Table 5.3 records the linear coefficient used to predict I-V 
characteristics for a voltage range of between VP and VV. Lastly, Table. 5.4 lists the 
polynomial coefficients used for current-voltage relationship for a voltage range greater 
than the VV. The results from simulation matched the actual measured data within 
acceptable error margins. 
 








 Jin's et al., Ph.D. Dissertation, 2004


















Fig. 5.8. The measured and simulated I-V characteristics of Si/SiGe RITD with various 
total i-layer thicknesses of 8, 10, 12, 14, 15, and 16 nm. 
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Table. 5.2. List of polynomial coefficients used to predict the current-voltage 
relation for voltage range of 0 < V < VP of Si/SiGe RITDs with various i-layer thickness. 
 
i-layer A16 A15 A14 A13 A12 A11 A10 
8 nm 1801.6 -805.04 128.81 -9.69 1.97×10-1 5.99×10-2 7.35×10-6 
10 nm 635.89 -201.26 24.506 -1.23 -5.30×10-2 1.42×10-2 1.21×10-7 
12 nm -152.98 45.479 -5.0121 3.33×10-1 -3.55×10-2 3.52×10-3 -1.22×10-7 
14nm 90.054 -20.917 1.8138 -5.79×10-2 -3.17×10-3 4.42×10-4 2.17×10-8 
15nm 5.4928 -1.3794 1.27×10-1 -3.18×10-3 -4.50×10-4 4.74×10-5 -5.07×10-9 
16 nm -2.18×10-1 4.93×10-2 -5.33×10-3 1.12×10-3 -1.80×10-4 1.38×10-5 -3.74×10-9 
 
 
Table. 5.3. List of polynomial coefficients used to predict the current-voltage relation for 
voltage range of VP < V < VV of Si/SiGe RITDs with various i-layer thickness. 
 
i-layer A21 A20 
8 nm -1.40×10-2 7.38×10-3 
10 nm -1.52×10-3 7.81×10-4 
12 nm -3.00×10-4 1.58×10-4 
14nm -3.54×10-5 1.78×10-5 
15nm -2.96×10-6 1.66×10-6 
16 nm -7.03×10-7 4.54×10-7 
 
 
Table. 5.4. List of polynomial coefficients used to predict the current-voltage relation for 
voltage range of VV < V of Si/SiGe RITDs with various i-layer thickness. 
 
i-layer A36 A35 A34 A33 A32 A31 A30 
8 nm -0.53262 3.129 -7.4849 9.29 -5.18 2.09 -2.79×10-1 
10 nm -7.9497 28.77 -42.259 32.42 -13.75 3.06 -2.79×10-1 
12 nm 2.7914 -7.9529 9.453 -5.98 2.12 -4.00×10-1 3.13×10-2 
14nm 3.09×10-1 -7.40×10-1 7.42×10-1 -3.98×10-1 1.20×10-1 -1.94×10-2 1.31×10-3 
15nm 7.53×10-2 -1.64×10-1 1.50×10-1 -7.37×10-2 2.03×10-2 -2.97×10-3 1.81×10-4 
16 nm 9.96×10-3 -1.50×10-2 9.54×10-3 -3.19×10-2 5.92×10-4 -5.76×10-5 2.60×10-6 
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The first parameter considered is the range of power supply voltage where the latch 
is in bistable condition. Assuming that the load tunnel diode performs exactly the same as 
the driver tunnel diode, a voltage transfer characteristic of the potential at the sense node 
with respect to the VSUPPLY can be obtained through simulation described in section 5.2. 
Fig. 5.9 shows the simulation results of voltage high and low for a supply voltage range 





Fig. 5.9. Simulation results of the voltage high and voltage low being stored at the sense 
node for a range of power supply voltages. The tunnel diode latch consists of two 
identical Si/SiGe RITDs with i-layer thicknesses of 8, 10, 12, 14, 15, and 16 nm. 
 
It is apparent that the operating power supply voltage for a latch that use a thinner i-
layer thickness is at higher values than the one that use thicker tunneling barrier 
thickness. One particular reason is that the valley voltage of RITD with higher current 
density also occurs at higher values. As explained in the empirical modeling section, the 




























VSUPPLY(MIN) is always at a slightly higher value than the valley voltage. In addition, 
higher current density devices also exhibit higher series resistance, which pushes the 
VSUPPLY margin further to higher values. 
A latch with 16 nm RITDs exhibits the lowest range of VSUPPLY. At VSUPPLY as low 
as 0.26 V, the sense node is still capable of holding two distinguishable logic states. This 
type of latch shows a great potential for the application of tunnel diode-based SRAM in 
ultra low voltage applications. The low voltage rating comes with a trade-off in that the 
operating supply voltage range is relatively narrow, i.e. from 0.26 V to 0.39 V. 
Furthermore, a latch with 8 nm RITDs performs at the highest range of the supply voltage 
spectrum. The lower and upper VSUPPLY limit in which the latch still operates in a bistable 
mode is 0.47 V and 0.84 V, respectively. Depending upon the specified range of 
allowable operating supply voltage, a specific device structure can be utilized. 
The second aspect of the operation margin is the percent voltage swing (%VSWING). 
Based on the simulation results of the voltage transfer characteristics (VTC) given in Fig. 
5.9, the %VSWING can be calculated using equations (5.2). It was not obvious from the 
VTC curves which device structure yields the highest %VSWING. However, once the 
%VSWING values were calculated and plotted in Fig. 5.10, it became apparent that RITD 
with 10 nm i-layer thickness results in the highest value at 92.4% at VSUPPLY of 0.44 V. 
These results are very alarming. Based on the PVCR data given on Table 5.1, it was 
expected that the 8 nm RITD with PVCR of 3.52 should give the highest %VSWING. But, 
this is not the case. Apparently, the effect of series resistance becomes more dominant at 
higher operating current ranges. The latch formed by RITD with 10 nm i-layer operates at 
a current about one order magnitude lower than the 8 nm devices. Assuming that the 
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parasitic resistances, such as contact and metal line resistances are very similar for both 
devices, the shift in operating voltage in 8 nm devices is amplified by one order 
magnitude than the voltage shift in 10 nm devices. This results in a drastic reduction in 
%VSWING. The same argument can also be applied to explain the superiority of 12 nm 
RITD latch with PVCR only 2.64 to 8 nm RITD latch.  
 























Best %VSWING = 92.4% 




Fig. 5.10. Simulation results of the %VSWING for a range of power supply voltages. The 
tunnel diode latch consists of two identical Si/SiGe RITDs with i-layer thicknesses of 8, 
10, 12, 14, 15, and 16 nm. 
 
 
At lower operating current range, however, the effect of PVCR is more dominant. 
This can be seen in the result of the %VSWING characteristic of RITD latch formed by 16 
nm devices. With a PVCR of 1.35, the maximum percent voltage swing achieved was 
76.1%. It is important to note that 76.1% is still a reasonably good margin to distinguish 
logic states high from low. 
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The third important aspect of operation margins of TSRAM cell is the operating 
standby current. Fig. 5.11 shows the simulation results of the operating standby current as 
a function  of  VSUPPLY for  latches  formed  by  two  identical  Si/SiGe RITDs of different  
i-layer  thicknesses.    
 
 
Fig. 5.11. Simulation results of operating standby current for a range of power supply 
voltages. The tunnel diode latch consists of two identical Si/SiGe RITDs with i-layer 
thicknesses of 8, 10, 12, 14, 15, and 16 nm. 
 
Furthermore,   Fig. 5.12   shows the simulation results of the current necessary for 
writing high operation for different latches with RITDs of various i-layer thicknesses. 
The range of standby and writing current follows directly the current range of the RITDs. 
The ratio between the writing high and standby current is plotted in Fig. 5.13. At the 
extreme ends of the power supply voltage range at VSUPPLY(MIN) and VSUPPLY(MAX) the 
ratio approaches unity. At this particular point, only little variation in  current  injection   
or   leakage   current   at   the  sense  node  will  alter  the stored bit.  




































Fig. 5.12. Simulation results of necessary write current for a range of power supply 
voltages. The tunnel diode latch consists of two identical Si/SiGe RITDs with i-layer 
thicknesses of 8, 10, 12, 14, 15, and 16 nm. 
 



























Fig. 5.13. Simulation results of the ratio of write current to standby current for a range of 
power supply voltages. The tunnel diode latch consists of two identical Si/SiGe RITDs 
with i-layer thicknesses of 8, 10, 12, 14, 15, and 16 nm. 
 


























TD 2 IIN = ILH
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The maximum ratio occurs when the driver peak and the load valley are exactly at the 
same operating voltage. It is important to note that the ratio at the peak is approaching the 
PVCR of the tunnel diode used to form the latch. Therefore, in terms of operation range 
for standby and write current, tunnel diodes with higher PVCR are desirable to provide 
cell robustness. 
A latch formed by 8 nm device exhibits the most robust performance with write-to-
standby current ratio of 3.11 at VSUPPLY of 0.55 V. From circuit point of view a ratio of 2 
is necessary for reliable operationa. Based on the simulation result, TSRAM cell can be 
made with Si/SiGe RITDs with 14 nm i-layer, which can operate with write-to-standby 




5.4. The Effect of High Temperature on the Operation Margins of a TSRAM 
 
 
Co-integration of Si-based tunnel diodes and CMOS circuits has been proposed for 
several years as a means to lower power consumption, reduce operating voltage and 
shrink device count. Recently, the successful integration of Si/SiGe resonant interband 
tunnel diodes with CMOS [3, 4] was demonstrated at room temperature operation. 
However, integrated circuits realistically operate significantly above a room temperature, 
usually around 100oC. Therefore, SPICE models used by circuit designers must account 
for device performance variations due to temperature changes ranging from 20oC to 
200oC. For circuit applications, the key tunnel diode parameters are the peak and valley 
current densities (Jp and Jv, respectively) as well as the peak-to-valley current ratio 
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(PVCR). Previous high temperature studies on Si-based Esaki diodes [5-7] and Si/SiGe 
resonant interband tunnel diodes (RITD) [8] showed some dissimilar trends.  
This study examines the high temperature operation of Si/SiGe RITD more closely 
up to 200oC. The current-voltage characteristics of these devices were measured using a 
Keithley 4200 Semiconductor Parameter Analyzer. The temperature of the heat chuck 
was controlled via an ΩE Omega CSC32-J bench top controller. A thermocouple was 
mounted in direct contact with the wafer for all measurements. Initial measurements were 
taken at room temperature, with subsequent readings in 10oC increments from 25oC to 
198oC. Several measurements were also taken while the wafer was cooling down. Those 
results were consistent with the initial heat up measurements. The I-V characteristics 
were not found to vary significantly over a two hour time period for any particular 
temperature. Fig. 5.14 shows the I-V characteristics for Si/SiGe RITD with 8 nm i-layer. 
It is important to note at this point that the 8 nm device used in this temperature study is 
different from the 8 nm device used in section 5.3. Although, they have similar device 
structure, their performances are not the same due to different processing methods and 
conditions. 
Table 5.5 lists the detail of the measured parameters, such as the peak and valley 
voltages and currents as well as the PVCR, at different temperatures. Both peak and 
valley voltages shifted to lower operating ranges. The change in VV is more pronounced 
as a function of raising temperature than the change in VP. Both the peak and valley 
current were also elevated to higher operating ranges. The valley current increased at 
faster rate than the peak current with increasing temperature. The main reason for this is 
that  the  valley  current  consists  of  two  current  components,  the  excess   and  thermal  
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Fig. 5.14. The I-V Characteristics of Si/SiGe RITD with 8 nm i-layer at different 




Table 5.5. List of Si/SiGe RITD with 8 nm i-layer performance at different 
temperature from 25oC to 198oC. 
 
Temp (oC) VP (V) VV (V) IP (A) IV (A) PVCR 
25 0.190 0.442 2.71×10-3 8.18×10-4 3.31 
51 0.186 0.434 2.81×10-3 8.82×10-4 3.19 
83 0.180 0.422 2.94×10-3 9.71×10-4 3.03 
111 0.168 0.430 3.01×10-3 1.06×10-3 2.84 
141 0.162 0.414 3.09×10-3 1.16×10-3 2.66 
176 0.154 0.396 3.17×10-3 1.32×10-3 2.40 




current. Both of these current elements are strongly dependent on temperature. The 
thermal emission increases exponentially with rising temperature. The peak current, on 
the other hand, mainly consists of tunneling current, which is relatively independent of 
temperature. The increase in IV caused the PVCR to degrade rapidly with temperature. 
However, the PVCR is still above 2.0 at 198oC, which is sufficient for any circuit 
applications. A more detail discussion on the effect of high temperature on RITD device 
performance is given in ref. [9]. 
The measured current-voltage data was then inputted into the TSRAM simulator 
described in section 5.2. The effects of temperature on operation margins were 
investigated. To study the acceptable range of power supply voltage, a voltage transfer 
characteristics of tunnel diode latch were obtained and plotted in Fig. 5.15. At room 
temperature, the VSUPPLY ranges from 0.49 V to 0.88 V. The range shifts to 0.43 V to 0.69 
V at 198oC. It was found that VSUPPLY(MAX) changes faster than VSUPPLY(MIN) with 
temperature variation. This is mainly due to the quick change of the valley voltage. From 
the VTC, it is apparent that for a robust TSRAM operation against temperature change, 
the VSUPPLY should be between 0.5 V and 0.7 V. At this power supply voltage range, the 
latching condition is relatively stable with slight variations in values of VH and VL. 
Another important factor to consider is the %VSWING. Based on the data obtained 
from VTC, %VSWING data was calculated and plotted as a function of the operating power 
supply voltage as shown in Fig. 5.16. For all temperature levels, higher %VSWING is 
observed at VSUPPLY slightly above VSUPPLY(MIN). The %VSWING decreases rapidly as 
VSUPPLY increases. At room temperature, for example, the percent voltage swing reached 
maximum  at  80.1%  with  VSUPPLY  of  0.55 V.  The  performance  dropped  to  62.5% at  
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Fig. 5.15. The voltage transfer characteristics of a TSRAM cell made of  
Si/SiGe RITDs with 8 nm i-layer at different temperatures. 
 
  
































Fig. 5.16. Simulation results of the %VSWING for a range of power supply voltages at 
different temperatures. The latch is made of Si/SiGe RITDs with 8 nm i-layer. 
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VSUPPLY of 0.88 V.  The trend is maintained with increasing temperature. Higher 
temperature further reduced the %VSWING. At 198oC, the maximum %VSWING was 75.2% 
at VSUPPLY of 0.45 V. These results give another perspective in determining the optimum 
operating condition of this particular TSRAM. To minimize the fluctuation of %VSWING 
due to temperature variation, VSUPPLY should be limited to between 0.5 V to 0.6 V. By 
doing so, %VSWING variation is kept within 10%. 
The standby and write current are plotted as a function of power supply voltage as 
shown in Fig. 5.17 and 5.18, respectively. As expected the magnitudes of both currents 
fall between the peak and valley current for each case. The currents generally shift to 
higher values with increasing temperature.  
 
 





























Fig 5.17. Simulation results of the standby current for a range of power supply voltages at 






Fig. 5.18. Simulation results of the write high current for a range of power supply 
voltages at different temperatures. The latch is made of Si/SiGe RITDs with 8 nm i-layer. 
   




























Fig. 5.19. Simulation results of the write-to-standby current ratio for a range of power 
supply voltages at different temperatures. 
 

































The write-to-standby current ratio for tunnel diode latch at different temperature 
were computed and plotted in Fig. 5.19. As in the case for different intrinsic layer 
thicknesses, the write-to-standby current ratio approaches unity at the extreme ends of the 
VSUPPLY range for all cases. The highest ratio of 2.82 at 0.61 V is obtained at room 
temperature operation. At 198oC, the maximum ratio decreases to 2.0 at 0.52 V.   
These results have significant implication on the practicality of using Si/SiGe RITD 
as memory device. The fact that relatively wide operating supply voltage range from  0.5 
V to 0.7 V, %VSWING above 70%, and write-to-standby current ratio of greater than 2.0 at 
operating temperature from 25oC to close to 200oC prove the robustness of Si/SiGe RITD 
as a memory element in TSRAM architecture. 
 
5.5. Operation Margins of Deeply Scaled TSRAM Cell 
 
 
All of the modeling efforts done so far were based on rather large sizes Si/SiGe 
RITD devices with physical dimension in between 10 to 50 μm. This model can be 
extended further to predict the operation margins of TSRAM with tunnel diodes in sub-
micron domain. The first question that needs to be addressed is what size tunnel diode 
should be used for a given technology node. To answer this question, a closer look on 
integration strategy is required. 
To harvest the full potential of utilizing Si/SiGe RITDs in 1FET-2TD TSRAM 
design, one of the tunnel diodes has to be vertically integrated on top the source or drain 
of the FET. By doing so, the footprint of a TSRAM cell can be kept minimum and 
comparable to the footprint of 1T-1C DRAM cell. Direct incorporation on to the source 
or drain requires that the tunnel diode size to be in the order of the contact cut size of the 
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access FET. Fig. 5.20 shows the schematic diagram of an RITD integrated on drain of a 
FET through contact cut opening.   
To model the performance of tunnel diodes at sub-micron regions, several key 
assumptions have to be made. The first assumption is that the performance of a tunnel 
diode does not degrade as the dimension is shrunk to sub-micron dimension. Although 
this assumption may certainly be invalid in real case, it allows for simplistic predictive 
model. The second assumption is that only the power rating of tunnel diode is considered. 
Due to the nature of TSRAM, the power supply voltage range of the tunnel diode is 
always lower than the voltage necessary to turn on and off the access FET. Therefore, it 
is important to keep in mind that dual power supply is needed for any TSRAM design. 
The third assumption is that the leakage current on the access FET is negligible in 





Fig. 5.20. Schematic diagram of Si/SiGe RITD integrated vertically on top of the source 
or drain of a modern FET through contact cut openings. 
 
Based on these assumptions, standby current for Si/SiGe RITD latch with different 
intrinsic spacer layer thicknesses were calculated. The results are plotted against the 
Metal 














diode areas as shown in Fig. 5.21. The dashed vertical line indicates the latches with 
tunnel diode size of 100 × 100 nm2. At this size, a tunnel diode latch with 16 nm device 
can operate at standby current in the order of pA. The 8 nm latch operates at 10s of nA 
range. These values are comparable against the standby power of the current SRAM cell. 
Based on ITRS Roadmap 2005 Edition, SRAM cell operates at standby current of 5×10-10 
A for 90 nm technology node. 
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Fig. 5.21. Simulation result of operating standby current of TSRAM made of Si/SiGe 
RITDs with different i-layer thicknesses at sub-micron dimensions. 
 
Not only that TSRAM can potentially compete with the conventional SRAM in 
term of standby current rating, but TSRAM also has a significant advantage in term of 
power supply voltage. For conventional 6TSRAM design, the power supply voltage is 
limited to 0.8 V due to strict limitation posted by the threshold voltage of the CMOS. 
TSRAM, on the other hand, is capable to operate at less than half of the power supply 
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needed to power SRAM. A parameter that is often used to take account both the power 
supply voltage and operating current during standby operation is called static power 
dissipation. It is simply the product of standby current and supply voltage, and 
mathematically can be expressed as follows. 
  
PSTATIC = ISTANBY × VSUPPLY (5.3) 
 






































Fig. 5.22. Simulation result of static power dissipation of TSRAM made of Si/SiGe 
RITDs with different i-layer in comparison to SRAM at several technology nodes. 
 
 
Fig. 5.22 shows the comparison of power static dissipation of TSRAM built by 8, 
10, and 12 nm Si/SiGe RITDs and conventional 6TSRAM for several technology 
generations. It is predicted that the performance of TSRAM with 8 nm devices will 
intersect with the performance of SRAM at 35 nm technology node. This intersection 
point may occurs sooner by using lower current density tunnel diodes. TSRAM with 10 
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nm devices will be able to compete with its SRAM counterpart at around 65 nm 
technology node. By using 10 nm devices, it is predicted that TSRAM performance will 
exceed the power rating of SRAM at current technology node at 90 nm.  
 
 
5.6.  Summary 
 
 
A thorough investigation on the operation margins of a binary TD-load TSRAM 
was presented. The terms operation margin was defined as the limits of power supply 
voltage, %VSWING, standby current, and writing current that will allows the TSRAM cell 
to store two distinct logic states. The effects of barrier thickness on these parameters were 
investigated. In general, the thicker the barrier thickness, the narrower the power supply 
voltage range, the lower the %VSWING, the lower the standby and writing current. It was 
found that a TSRAM with a power supply voltage of less than 0.3 V can still deliver a 
%VSWING of 76.1%. 
Similar study was done to investigate the effects of high temperature operation on 
the operation margins of a TSRAM. It was observed that the higher the temperature, the 
narrower the power supply voltage range, the lower the %VSWING, the lower the standby 
and writing current. Si/SiGe RITDs were proven to be quite robust even at 198oC. At this 
temperature, the TSRAM exhibits %VSWING of 75.2% at VSSUPLY of 0.46 V. 
A simplistic model with several key assumptions was used to predict the TSRAM 
performance in a deeply scaled dimension. It is predicted that the performance of 
TSRAM will exceed of that of conventional 6T-SRAM design in terms of static power 
dissipation for technology node of 90 nm and beyond. 
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STUDY ON MULTI-VALUED TUNNELING STATIC 




This chapter reports an in-depth study on multi-valued tunneling-based static 
random access memory (MV-TSRAM). Like the binary TSRAM designs described in 
chapter 5, there are three different main categories of conventional MV-TSRAM based 
on the type of the load element: resistor, FET, and tunnel diode load. MV-TSRAM cells 
up to five states were demonstrated and their latching mechanisms were identified. The 
chapter is concluded with a brief discussion on the operation margin of MV-TSRAM at 
high temperature operations. 
 
 
 6.1.  Multi-peak Tunnel Diodes 
 
 
At the heart of MV-TSRAM is a multi-peak tunnel diode that exhibits more than 
one negative differential resistance regions. In a unipolar tunnel diode like RTD, multiple 
peaks behavior is achieved by building a series of quantum wells in such away that 
tunneling between these wells occurs at different applied voltages. Nine-state MV-
TSRAM has been demonstrated by utilizing an eight-peak InP-based RTD/HEMT [1-2]. 
In a bipolar tunnel diode, such as Esaki diode and RITD, multi-peak current-voltage 
characteristic is achieved by putting several p+/n+ junctions in series. Multiple peaks 
Si/SiGe RITDs were used in this study.  
To better appreciate the operation of various MV-TSRAM designs, an 
understanding of the origin of multiple peaks behavior is necessary. Consider two tunnel 
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diodes in series as shown in Fig. 6.1(a). The anode of TD1 is connected to VDD while the 
cathode is connected to the anode of TD2. The cathode of TD2 is grounded. Fig. 6.1(b) 
illustrates the typical current-voltage relationship across both tunnel diodes. Various 
points indicated at different stages in the I-V curve correspond directly with the energy 
band diagrams in Fig. 6.2.  
   
  (a) (b) 
 
Fig. 6.1. (a) Circuit diagram of a T-SRAM with a TD as the load element.  
(b) The current-voltage load line analysis of FET-load T-SRAM. 
 
At zero bias, the energy band diagram across TD1 and TD2 is depicted in Fig. 
6.2(a). There is no current flow at this point. At a very low forward bias, the energy states 
at p+/n+ junction of TD1 start to overlap, providing a condition for a band-to-band hole 
tunneling from the valence band of p+ to the conduction band of n+ (Fig. 6.2(b)). The 
tunneling current continues to increase up to when VDD is at VP1. By increasing the 
forward bias a little bit beyond VP1, the available energy states for tunneling start to 
decrease. At some point the holes in the valence band of p+ is aligned at potentials 
somewhere within the forbidden gap of the n+ as shown in Fig. 6.2(c), causing current to 
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Fig. 6.2. Schematic of energy band diagram of double-peak tunnel diode at various stages 
when the junctions are forward biased: (a) no bias, (b) first tunneling current,  





















































The current starts to rise again at VDD slightly larger than VV1. At this point, p+/n+ 
junction of TD1 is fully forward bias in that the thermal current dominate. At the same 
time, band-to-band electron tunneling starts to occur at the p+/n+ junction of TD2. The 
energy band diagram is given in Fig. 6.2(d). The current continues to rise until when VDD 
is at VP2. Biasing slightly beyond VP2, the holes at the p+ side no longer sees available 
states within the forbidden gap of the n+ side as shown in Fig. 6.2(e). This is when the 
second drop in current happens, resulting in the second NDR. Finally, at VDD larger than 
VV2, both junctions of the tunnel diodes are strongly forward biased, and the thermal 
currents dominate the device operation. The corresponding energy band diagram is given 
in Fig. 6.2(f). At this point, current rises exponentially. With the same mechanisms, 
tunnel diodes with more than two-peak can be achieved by utilizing more than two p+/n+ 
junctions in series.  
Fig. 6.3 shows the current-voltage characteristics of two, three, four, and six peak 
Si/SiGe RITDs. In all cases, the solid line is the measurement results when VDD is in 
forward sweep, and the dashed line is the measured current when VDD is in reverse 
sweep. The forward and backward sweep data do not follow the same path. This type of 
behavior is known as hysteresis effect. The source of hysteresis is series resistance, which 
comprises of junction, contact, and metal line resistances.   
In a two-peak RITD, the hysteresis is not very evident. The data from forward and 
reverse sweep overlaps quite nicely. In a three-peak RITD, i.e. three tunnel diodes in 
series, the hysteresis is more pronounced. The second peak sees not only the series 
resistances of TD2, but also the series resistances of TD1 as well.  Similarly, TD3 sees 
the  accumulative    series    resistance    of    TD1   and   TD2   on   top   its    own   series   
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 (c) Four-peak tunnel diodes (d) Six-peak tunnel diode 
 
Fig. 6.3. Current-voltage characteristics of multiple peak Si/SiGe RITDs with worsening 
hysteresis effect as more peaks are introduced. 
 
 
resistances. Therefore, the hysteresis worsens and encompasses a larger range of applied 
voltage with subsequent peaks. Similar effects are seen with the four and six-peak 
RITDs. The six-peak RITD exhibits the worse case in that there is no biasing range that 
does not operate in monostable condition. 
It is important to note at this point that in all cases presented in Fig. 6.3., the peak 
currents are constant at around 1.6 mA for all peaks during the sweep up operation. 
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During backward sweep, the hysteresis traced back and found the initial valley currents 
for each tunnel diode, which fall around 0.6 mA. This implies that hysteresis does not 
affect the current ranges in which the circuit operates.  
However, hysteresis is a major problem in MV-TSRAM. It is simply because for a 
given power supply voltage, VDD, over the hysteresis biasing region, the latch becomes 
bistable. In other words, the latching point for a given state may operate at different 
voltages and currents after latching high or low operation. In addition, hysteresis also 
prevents latching in many cases as will be discussed in a more detail in subsequent 
sections. In summary, hysteresis is a major limiting factor in the application of multi-
peak tunnel diodes in MV-TSRAM. 
 
6.2.  Various Configurations of MV-TSRAM 
 
The common part in any MV-TSRAM configuration is the drive element made of a 
multiple-peak tunnel diode. The load element, however, can be of different components, 
such as resistor, FET, or even another multi-peak tunnel diode. This section is divided 
into three sub-sections that describe in detail the operation of MV-TSRAM with various 
load elements: R-load, FET-load, and TD-load. 
 
6.2.1. MV-TSRAM with an R-Load 
 
In principle, the operation of R-load MV-TSRAM is similar to the operation of its 
binary counterpart. A typical guideline is that an n-peak tunnel diode has the potential to 
build an (n+1) multi-state TSRAM. Fig. 6.4 illustrates the basic circuit diagram and load 
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line analysis of an R-Load MV-TSRAM formed with an n-peak tunnel diode. Particular 
values for load resistor and power supply voltage are carefully chosen in such a way that 
the load line at standby intersects with the driver curve at (n+1) different latching points. 
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Fig. 6.4. (a) Circuit diagram of a (n+1) state R-Load MV-TSRAM utilizing n-peak tunnel 
diode. (b) The current-voltage load line analysis of R-load MV-TSRAM. 
 
A prototypical cell of a tristate R-load TSRAM was constructed using double peak 
10×10 μm2 Si/SiGe RITDs and a discrete resistor of 1.3 kΩ. The current-voltage 
characteristics of both devices were measured using Keithley 4200 parameter analyzer, 
































Based on the load line analysis, the three latching points are at 0.55 V, 0.94 V, and 1.26 
V. To switch from one state to another, VDD is varied. Fig. 6.6 shows the switching 
sequence during the standby, writing high, and writing low operation. 
When the latch is just turned on, the voltage at the sense node settles at the lowest 
state at 0.55 V. To switch from the lowest state to the middle state, VDD is increased to 
2.4 V in such a way that the load line shifts to higher values. The shift has to be large 
enough in such a way that it misses the first peak but still below the second peak. Once 
VDD is restored to the standby state, the sense node stabilizes at the mid-state at 0.94 V. 
Similarly, an additional bias has to be applied to VDD to switch from the mid-state to the 
third state. At VDD of 2.9 V, the load line shifts in such a way that it misses the second 
peak. When VDD  is biased back to its standby state, the latching point moved to 1.26 V. 
In principle the writing low operation is very similar except that the amount of shift 
in the load line may vary due to the presence of hysteresis. As shown in Fig. 6.5, a little 
bit of hysteresis is observed on the second peak. Therefore, to switch from the third state 
to the second state, VDD has to be reduced in such a way that the load line misses the 
second valley obtained by the reverse sweep measurement. A tristate R-load MV-
TSRAM has been reported in the literature [3-5]. 
A four-valued R-load MV-TSRAM was also successfully demonstrated using a 
triple-peak  10×10 μm2  Si/SiGe  RITD  and  a  discrete  resistor  of  3.5 kΩ. Fig. 6.7 and 
Fig. 6.8 show the current-voltage load line characteristics and the time diagram of the cell 
during standby, writing high and low operation, respectively. The standby VDD at 5.0 V is 
significantly larger than the tri-state cell at 2.0 V. This is one of the major disadvantages 
of  using  R-load  MV-TSRAM  approach  in  that   the   standby   power   supply  voltage  
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Fig. 6.5. Current-voltage load line analysis of a tristate R-load MV-TSRAM cell, utilizing 
double-peak 10×10 μm2 Si/SiGe RITD and a discrete resistor of 1.3 kΩ. 
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Fig. 6.6. Time diagram of biasing conditions during writing high, writing low, and 
standby operation of a tristate R-load MV-TSRAM. 
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Fig. 6.7. Current-voltage load line analysis of a four-level R-load MV-TSRAM cell, 
utilizing double-peak 10×10 μm2 Si/SiGe RITD and a discrete resistor of 3.5 kΩ. 
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Fig. 6.8. Time diagram of biasing conditions during write high, write low, and standby 
operation of a four-level R-load MV-TSRAM. 
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increases rapidly with additional state per cell. Furthermore, with VDD at 5.0 V, the four 
states are held at 0.88 V, 1.32 V, 1.75 V, and 2.17 V based on the load line analysis. The 
voltage difference between states is generally more than 0.4 V, which is large enough to 
distinguish one state from another.  
The latching operations are in principle similar to the tristate cell. The only 
difference is that the four-state cell exhibits an excessive amount of hysteresis at every 
peak. As a result, the VDD shifts during the latch up and latch down operation are not 
symmetrical. It takes more VDD shift with respect to standby VDD to latch down from 
higher to lower states than to latch from lower to higher states. 
To make this type of cell applicable for cross-point RAM architecture, an access 
FET is added to the sense node. By doing so, the switching between states is controlled 
by the FET via current injection instead of varying the power supply voltage. Fig. 6.9 
shows the schematic circuit diagram and I-V load line characteristics of a tristate R-load 
MV-TSRAM with an access gate. A prototypical cell is created using a double-peak 
12×12 μm2 Si/SiGe RITD and a discrete resistor of 1 kΩ. Latching operations are 
demonstrated, and the time diagram is presented in Fig. 6.10. 
At standby, a constant bias of 2.0 V is applied at VDD. When the cell is just turned on, the 
sense node is in its lowest stable state at 0.48 V. A writing high operation is done by 
turning on the gate and applying a  drain  voltage  that  is  larger  than  the potential at the 
sense node. By doing so, a current is injected into the sense node. The on-state resistance 
of the FET is now in parallel with the load resistor, reducing the effective load resistance 
and elevating the load line. With VG at 5.0 V and VBit at 1.0 V, the latch point moves 
from point 1 to 2’.  Once  the  transistor  is  turned  off,   the  latching   point   shifts  from  
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Fig. 6.9. (a) Circuit diagram of a tristate R-Load MV-TSRAM with an access FET  
(b) The current-voltage load line analysis of circuit (a). 
 
 
















































Fig. 6.10. Time diagram of biasing conditions during writing high, writing low, and 
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point 2’ to point 2 at 0.88 V. Similarly, to latch into the third state, a higher VBit at 1.6 V 
is applied to further reduce the total effective load resistance. At this point the latching 
point moves from point 2 to 3’. Once the standby condition is restored, the sense node 
stabilizes at point 3 at 1.24 V. 
 During the latching operation from higher to lower states, the same exact biasing 
schemes as writing to higher state is used. The sense node now is at higher potential than 
the bit terminal. As a result, a current path away from the sense node is created. For 
example, to latch from the third to second state, VG and VBit are biased at 5.0 V and 1.0 
V. Since VSN is at 1.24 V, current flows from the sense node to the bit terminal, pulling 
down the load line characteristic. Therefore, the latching point moves from point 3 to 2”. 
Once the standby condition is restored, VSN settles back to point 2 at 0.88 V. The latching 
from the second to first state is done in a similar fashion. 
 
 
6.2.2.  MV-TSRAM with a FET-Load 
 
 
The second type of MV-TSRAM is a cell configuration with a FET as the load 
element. Like in the R-load case, an (n+1) valued cell can be constructed by utilizing an 
n-peak tunnel diode. FET-load MV-TSRAMs have been realized using InP-based RTD 
and HEMT [1, 2, 6]. 
In the binary design, it is observed that the gate-to-source voltage, VGS, of the load 
FET changes depending whether the sense node is at the high or low logic state. As a 
result, there are two standby load lines, which are not desirable from the perspective of 
operation margins for the FET load. It is apparent that this limitation also translates into 
the multi-valued designs. For an (n+1) valued cell, there are (n+1) standby load lines. 
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Fig. 6.11 illustrates a typical FET-load MV-TSRAM circuit diagram and its current-




 (a) (b) 
 
Fig. 6.11. (a) Circuit diagram of an (n+1) state FET-Load MV-TSRAM utilizing an n-
peak tunnel diode. (b) The current-voltage load line analysis of a FET-load MV-TSRAM. 
 
 
The uppermost load line determines the lowest latching state. At this particular 
point, the VGS of the FET load is VG – V1. Similarly, the bottommost load line determines 
the highest latching state. The gate-to-source voltage of the FET load is VG – Vn+1. The 
operating currents for these extreme cases must fall between the peak and valley current 
of the multiple-peak tunnel diode for latching to all possible stable states to occur. Since 
the voltage separation between V1 and Vn+1 is becoming larger with increasing number of 
logic state, the voltage difference between VGS(1) and VGS(n+1) also becomes larger.  In 
general, the drain-to-source current of a FET is proportional to the square of gate-to-
source voltage. Therefore, the operating current range of the load FET is becoming wider 
































PVCR of the multi-peak tunnel diode used in the FET-load MV-TSRAM cell. The higher 
the number of states, the higher the PVCR must be. In addition, the existence of 
hysteresis due to series resistance exacerbates the situation. Excessive hysteresis in 
multiple peak tunnel diodes degrades the PVCR substantially. 
Another major disadvantage of using FET as a load element in MV-TSRAM design 
is that the writing operations are very difficult. If all the latching points occur at the 
saturation region of the FET then the writing to mid-logic state is almost impossible. One 
way to circumvent this limitation is by using multiple power supply voltages.  
 
 
 (a) (b) 
 
Fig. 6.12. (a) Circuit diagram of a tristate FET-Load MV-TSRAM utilizing double peaks 
tunnel diode and dual power supply voltages. (b) The current-voltage load line analysis of 
FET-load MV-TSRAM. 
 
This particular approach was used to build a prototypical tristate FET-load MV-
TSRAM cell using a double-peak 12×12 μm2 Si/SiGe RITDs and two NFET from 























drawings of the circuit diagram and I-V load line analysis. The actual measured voltages 
during various stages of latching operations are presented in Fig. 6.13. 
As shown in Fig. 6.12(a), one NFET is used as the load and the other NFET as the 
access gate. During a standby operation, the access gate is turned off. In writing mode, 
current is being injected into or out of the sense node through the access FET. The load 
FET determines which state the memory cell could latch onto. The first and second states 
are established by having dual standby load lines with both power supply voltage (VDD1) 
and gate voltage (VGL1) at 2.0 V. The upper load line provides a condition for the sense 
node to latch into the lowest state, state ‘0’. The gate-to-source voltage of the FET-load at 
this point is VGL1 – V0. The bottom load line allows the cell to latch into the mid-state, 
state ‘1’. The gate-to-source voltage of the FET-load is VGL1 – V1. By alternating the 
current through the access FET, the logic state at the sense node can be toggles between 
‘0’ and ‘1’. 
Writing to the third state, state ‘3’, is accomplished by changing the power supply 
voltage to VDD2 at 4.0 V. The gate voltage has to be changed to 2.4 V because VGLS also 
changes as the sense node stabilizes at latching point ‘3’. The gate-to-source voltage at 
this point is VGL2 – V2 at standby mode. By injecting current through the access FET, the 
memory cell is forced to latch to point ‘3’. Latching operations from higher to lower 
states follow similar biasing conditions as latching from lower to higher states.  
The complex latching sequence, multiple standby load lines, and multiple power 
supply voltage makes FET-load MV-TSRAM unattractive. Although it is possible as has 
already been demonstrated in this study, the application of FET-load multi-valued 







































































Fig. 6.13. Time diagram of biasing conditions during writing high, writing low, and 







6.2.3. MV-TSRAM with a TD-Load 
 
  
The third type of MV-TSRAM consists of multi-peak tunnel diodes as both the 
driver and load elements. This type of configuration was first proposed by H.C. Lin [7-
10]. In comparison to the R-load and FET-load MV-TSRAM, TD-load case has several 
advantages. First, the power supply voltage required to achieve multi-valued memory is 
significantly lower. Therefore, static power dissipation during standby operation can be 
substantially reduced.  
Secondly, the number of states per cell is increased dramatically. Whenever an n-
peak tunnel diode is used, both R-load and FET-load MV-TSRAM result in only (n+1) 
states per cell. TD-load MV-TSRAM with an n-peak tunnel diode for the load and driver 
components can potentially result in a memory cell with (2n+1) states per cell. For 
example, with double-peak tunnel diodes, 5-valued memory can be realized. To illustrate 
this, consider the schematic drawings of circuit diagram and its I-V load line 
characteristics as shown in Fig. 6.14. The abrupt NDR region between peaks provides a 
unique condition in such a way that the driver and load lines intersect at two distinct 
points for every uprising portion of the I-V curve. Thus, the gain in number of bits per 
cell is almost two-fold. It is important to note at this point that there is a trade-off with 
this advantage. As the number of bits per cell is almost doubled, the voltage difference 
between states is also decreased by approximately half. This means that the signal-to-
noise ratio between states is reduced. 
The third major advantage is in terms of operating currents. Unlike in the R-load 
and FET-load cases, the operating current during standby operation is limited only to two 
levels regardless the number of states per cell. One current level is for all the odd states, 
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and the other current level is for all the even states. Therefore, a relatively accurate 
prediction of static power dissipation can be made. This is especially important from 
systems perspective in that one can budget the power consumption of the memory 
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Fig. 6.14. (a) Circuit diagram of a (2n+1) state TD-Load MV-TSRAM utilizing n-peak 




A prototypical tri-state MV-TSRAM cell was built using two single peak 12 × 12 
μm2 Si/SiGe RITDs. Two 33 Ω resistors were added to both the driver and load tunnel 
dioded to make the current drop in the NDR regions as abrupt as possible without 
degrading the PVCR. Fig. 6.15(a) shows the circuit diagram of this particular cell. In 
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During a standby operation, VDD is biased at 1.2 V, which provided three possible 
latching points  at  0.35 V,  0.62 V,  and  0.87 V.  Fig.  6.15(b) shows  the  I-V  load line 
characteristics where the dashed line indicates the standby load line curve. It is important 
to point out the difference between the three latching points. For clarity, the driver curve 
is segmented into ABCD. Similarly, the standby load line is segmented into A’B’C’D’. 
The first latching point is at the intersection of AB and C’D’. The second stable state is at 
the intersection between line CD and C’D’. The third latching point is indicated by the 
intersection of CD and A’B’. These segmentations to distinguish latching points are 
proven to be useful in understanding the writing mechanisms. 
As expected, when the memory cell is just turned on, the storage node tends to 
stabilize at the lowest latching point at 0.35 V. To write from the first to second logic 
state, VDD is increased to 1.4 V, shifting the load line to higher voltage values. The new 
load line is indicated as A”B”C”D” in Fig. 6.15(b). At this condition, line AB no longer 
intersected line C”D”. Instead, the new latching point moved to point 2’, which is the 
intersection between line CD and C”D”. Once the standby biasing condition is restored, 
the latching point shifts from point 2’ to point 2. 
To write from the second to third state, VDD is reduced to 1.0 V, shifting the load 
line to lower voltage values. At this condition, the load line C”D” no longer overlaps with 
the driver line CD. Therefore, the latching point jumps to point 3’, which is the 
intersection of line CD and A”B”. Once VDD returns to its standby value, the latching 
point shifts from point 3’ to point 3. Similar biasing patterns are used to write from 
higher to lower states. The key is that VDD has to be shifted to the left or right of the 
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standby value periodically for switching to occur. Reset operation can be performed to 









Fig. 6.15. (a) Circuit diagram of a tristate TD-Load MV-TSRAM utilizing single peak 
tunnel diode. (b) The I-V load line analysis during writing operation from first to second 

























































































Fig. 6.16. Time diagram of biasing conditions during writing high, writing low, and 
standby operation of a tristate TD-load MV-TSRAM. 
 
The quest to increase the number of states per cell continues. A prototypical 5-state 
cell is built by using two double-peak Si/SiGe RITDs as driver and load elements. Fig. 
6.17 shows the measured I-V load line characteristics during a standby operation. With 
VDD at 2.05 V, there are five possible states can be stored at the sense node. Fig. 6.18 
shows the time diagram of the writing sequence. The same writing high mechanisms as in 
the tristate cell are used to switch the state at the sense node from one level to another. 
VDD is altered between 2.4 V and 1.5 V to latch from lower to higher states. Unlike in the 
tristate case, the writing down operation cannot be done with the same voltage values 
because of an excessive amount of hysteresis in the system. To write from higher to 
lower state, VDD is altered between 2.3 V and 1.7 V.  
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It is important to note at this point that the power supply voltage margins in which 
five states can be achieved is very narrow due to hysteresis. In this particular case, it is 
very hard to tune VDD to allow stable latching point at the third state. 
In addition, this type of cell is also lacking from the ability to latch freely to any 
desirable state. The latching mechanism is sequential in nature.  Therefore, in order to 
latch into the fourth state from the first state, for example, the cell has to undergo latching 
from first to second, second to third, and third to forth state. There is no way to latch 
directly from first to forth state.  
 































Fig. 6.17. Current-voltage load line analysis of a five-level TD-load MV-TSRAM cell, 
utilizing double-peak 10×10 μm2 Si/SiGe RITDs. 
 
 
The problem can be slightly alleviated by smart use of reset low and high operation. 
For example, to write from the fifth to second state, one can perform reset low operation 
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to latch to the first state, and use the regular writing sequence to latch from the first to 
second state. By doing so, the number of latching steps is reduced. The problem, 
however, is not any better to latch into the third state. The same number of latching steps 
is need for both sequential and reset high/low operations. 
 
 











































VSB = 2.05 V
 
Fig.6.18. Time diagram of biasing conditions during writing high, writing low, and 
standby operation of a five-state TD-load MV-TSRAM. 
 
 
A 7-state TD-load MV-TSRAM is attempted by using triple-peak Si/SiGe RITDs as 
the load and driver components. Fig. 6.19 shows the measured I-V load line 
characteristics without the hysteresis data. Based on the load line analysis, seven stable 
states are possible. In reality, however, the latching to many of the mid-state levels is 
very difficult to achieve. This is mainly due to narrow operating margins caused by 
excessive hysteresis in the system. 
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Fig. 6.19. Current-voltage load line analysis of a seven-level TD-load MV-TSRAM cell, 
utilizing double-peak 16×16 μm2 Si/SiGe RITDs. 
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Fig. 6.20. Transfer voltage characteristics of a seven-state TD-load MV-TSRAM built 
using 16×16 μm2 triple-peak Si/SiGe RITDs. 
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Regardless, the existence of these seven states is verified by a careful examination 
of the voltage transfer characteristics. By using Keithley 4200 parameter analyzer, a 
current source is connected to the sense node. VDD is swept from 0.0 V to 6.0 V while the 
current into the sense node is stepped from -200 μA to 200 μA with step increment of 15 
μA. Fig. 6.20 shows the measured VSN as a function of VDD at different input current 
levels. Interestingly, the graph resembles a honeycomb structure. At VDD around 3.5 V, 
there are seven different voltages can be stored at the sense node. These voltages 
correspond well with the voltages from the load line graph in Fig. 6.16. 
 To make TD-load MV-TSRAM applicable for the cross-point RAM architecture, an 
access FET is need. The addition of an access transistor changes the writing mechanism. 
Instead of varying the power supply voltage, writing operation is done through controlled 
current injections through the FET. VDD is held constant through the entire operations of 
the memory cell.  
A bread boarded tri-state MV-TSRAM with an access gate is built using two 12×12 
μm2 single-peak Si/SiGe RITD, two 33 Ω resistors, and a NFET from commercially 
available CMOS ALD1103 chip. Fig. 6.21(a) shows the circuit diagram of the cell.  At a 
standby operation, VDD is fixed at 1.2 V and the transistor is turned off.  When the cell is 
just turned on, the potential at the sense node stabilizes at the lowest stable state at 0.35 
V. To write from the first to second state, an additional current is injected into the sense 
node by turning on the access gate and applying 0.9 V to the bit terminal. By doing so, a 
current path parallel to TD-load is also created, modifying the load line curves. The peak 
and valley current of the load tunnel diode is being elevated to higher level in such away 
that the latching point moves from point 1 to point 2’ as shown in Fig. 6.21(b). The 
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corresponding time diagram is given in Fig. 6.22. Once the transistor is turned off, the 
latching point shifts from point 2’ to point 2. Similarly, a higher VBit at 1.2 V has to be 
applied to latch from the second to third state. At this condition, the peak and valley 
current of the load line are further elevated so that the latching point moves from point 2 
to point 3’. Restoration to standby condition, the latching point moves from point 3’ to 
point 3. 
 
 (a) (b) 
 
 (c) 
Fig. 6.21. (a) Circuit diagram of a tristate TD-Load MV-TSRAM with access FET.  
(b) The I-V load line analysis during writing operation from first to second state.  
































The writing operation from higher to lower states used the same exact biasing 
conditions. The only difference is that the potential as the sense node is now higher than 
the potential of the VBit. When the access gate is opened, the FET creates a current path 
away from the sense node, changing the driver characteristic. The schematic diagram of 
the I-V load line is shown in Fig. 6.21(c). The latching path from the third to second state 
is from point 3 to 2” to 2. Similarly, the latching path from the second to the first state is 
from point 2 to 1” to 1. 
 
 

















































Fig. 6.22. Time diagram of biasing conditions during writing high, writing low, and 





6.3. The Effect of High Temperature on the Operation Margin of MV-TSRAM 
 
 
One common problem to any multi-valued memory technology is the issue of 
operation margins in terms of signal-to-noise ratio to differentiate one state from another. 
This is a valid objection and a real concern. In general, with an n-state cell, the signal-to-
noise ratio is reduced by approximately a factor of 1/n. This problem is also encountered 
in various MV-TSRAM designs presented in the previous section. 
As already been discussed, the distinction between logic states is reduced by almost 
half by using a (2n+1)-valued TD-load MV-TSRAM in comparison to an (n+1)-valued 
R-load and FET-load designs. The issue of operation margin is worsened by the existence 
of hysteresis in the system. Hysteresis is not the only factor that degrades the range of 
operation in MV-TSRAM. In this section, the effect of high temperature operation on the 
performance of multi-peak tunnel diode is presented. 
A double-peak 20×20 μm2 Si/SiGe RITD were used in this experiment. The 
current-voltage characteristics were measured using a Keithley 4200 Semiconductor 
Parameter Analyzer. The temperature of the heat chuck is controlled via an ΩE Omega 
CSC32-J bench top controller. A thermocouple is mounted in direct contact with the 
wafer for all measurements. An initial measurement is taken at 20oC. The temperature 
was then gradually increased, and subsequent measurements were taken at 10oC interval 
up to 180oC. The data measurement is plotted in Fig. 6.23. 
It is observed the location of the first peak does not change much with increasing 
temperature. This implies that any latching point between zero and the first peak is not 
affected by temperature variation. The second peak, however, is shifted from 1.17 V to 
1.07 V. This shift affects any latching states in between the first and second peak as well 
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as any stable state beyond the second peak. Although 0.1 V does not seems to be much, 
this value has to be evaluated against the potential difference between states. In a tristate 
R-load MV-TSRAM presented in section 6.2.1, the average difference between states is 
about 0.35 V. Therefore, 160oC temperature variation introduced approximately 30% 
change in the mid-state potentials. Furthermore, in a five-state TD-load MV-TSRAM in 
section 6.2.3, the average difference between states is about 0.25 V. Thus, signal-to-noise 
ration, in this case, is reduced to about 40% for every 160oC change in temperature. 
 



















20 x 20 μm2
 
 
Fig. 6.23. Current-voltage characteristics of a double-peak 20×20 μm2 Si/SiGe RITD 
operating at temperature from 20oC to 180oC. 
 
 
Fig. 6.24 shows the current-voltage characteristics of a triple-peak 16×16 μm2 
Si/SiGe RITD at  different  temperature.   Unlike  in  the  double-peak  case, the first peak 
shifts by 0.13 V with a change of temperature from 20oC to 200oC . The second peak is 
also moves to lower value by 0.23 V, and the third peak by 0.37 V. It is apparent that the 
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effect of temperature variation is amplified with subsequent peaks. This also means that 
the signal-to-noise ratio for higher logic states degrades with increasing temperature.  
 
 
























Fig. 6.24. Current-voltage characteristics of a double-peak 16×16 μm2 Si/SiGe RITD 







Three major configurations of MV-TSRAM, R-load, FET-load, and TD-load were 
presented. The latching mechanisms for each type were investigated. Prototypical cells 
were built using multi-peak Si/SiGe RITDs, discrete resistors, and NMOS transistors 
from a packaged chip ALD1103. The cells were characterized using a careful load line 
analysis, and the writing operations were demonstrated using logic tester. 
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Among all multi-valued memory configurations presented in this chapter, TD-load 
MV-TSRAM with access FET is the most practical. The design is readily applicable to be 
implemented in a RAM architecture. It also uses a single power supply voltage, and the 
lowest among other designs. Therefore, the static power dissipation can also be greatly 
reduced. The most beneficial feature is the (2n+1) number of bit per cell. Using this 
configuration, a five-state MV-TSRAM were successfully demonstrated. 
The issues of hysteresis that limit the latching operations were also discussed in 
every MV-TSRAM designs. The effect of high temperature operation on signal-to-noise 
ratio is investigated and reported. In general, the peak and valley currents increase with 
higher temperature. The peak and valley voltages shift to lower values with increasing 
temperature. The shift is amplified with each subsequent peak. 
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NOVEL METHODS IN ACHIEVING MULTI-VALUED 




This chapter discusses two novel techniques to alleviate the problem of hysteresis 
associated with multi-peak tunnel diode to achieve MV-TSRAM. The first technique is 
via operational mirroring by utilizing the ambipolarity of the back-to-back tunnel diode. 
A novel approach using alternating CMOS load is presented. The second method is the 
application of enable/disable transistors to assist latching to mid-state in MV-TSRAM. 
The chapter is concluded by a demonstration of a six-valued MV-TSRAM by using a 
combined approach of ambipolar operation and E/D transistor.  
 
 
7.1. Achieving MV-TSRAM Via Ambipolar Operation 
 
 
As discussed in chapter 7, the main problem with using multi-peak tunnel diode to 
build MV-TSRAM is the presence of hysteresis in the system. It is found that for 
subsequent peaks, the voltage range in which hysteresis occurs gets wider and wider. 
Therefore, the writing operation to higher logic states becomes more difficult or even 
impossible.  
There are several ways to circumvent this problem. The first approach can be taken 
from process and device engineering. The source of hysteresis is an excessive resistance 
that is connected in series with the tunnel diodes, such as contact and metal line 
resistances. Therefore, the logical solution is to minimize these parasitic resistances. 
Using silicide contacts and highly conductive metal like copper are effective ways to 
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reduce parasitic external resistances. This approach, however, is limited by the intrinsic 
junction resistance of the tunnel diode. Device re-engineering may have to be done to 
reduce the junction series resistance and enhance the PVCR for each peak. This can be 
achieved by vertical integration of multiple p+/n+ layers. 
The second approach is through system engineering. The effect of the hysteresis can 
be delayed by a method of operational mirroring where the operation in the first quadrant 
in the current-voltage characteristics is duplicated in one or more other quadrants. In this 
study, operational mirroring is done from the first to the third quadrant. 
In order for operational mirroring to be possible, the devices used as the driver and 
load elements of MV-TSRAM have to operate in both quadrants or ambipolar in nature. 
For clarity, a differentiation has to be made between ambipolar and unipolar device. A 
device that operates only in the first quadrant is called a unipolar device. A p/n diode is a 
good example of a unipolar device. A device only conducts a large amount of current 
when the junction is forward biased (i.e. the first quadrant). When the device is reverse 
biased (i.e. third quadrant), only a little current is allowed to flow. Similarly, an interband 
tunnel diode, such as Esaki diodes and RITDs, are also unipolar in nature. The NDR 
regions required for multiple stable latching operations in MV-TSRAM are only found in 
the first quadrant of I-V curve. 
On the other hand, a device that operates in both the first and the third quadrant is 
called an ambipolar device. Resonant tunnel diodes (RTDs), Schottky source/drain FETs, 
carbon-nanotube-based FETs are prime examples of ambipolar devices. These devices 
are suitable to be used in ambipolar MV-TSRAM cell. 
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In this study, two unipolar Si/SiGe RITDs are connected in back-to-back 
configuration to achieve ambipolarity. The tunnel diodes are connected either in 
n+/p+/p+/n+ or p+/n+/n+/p+ configuration. Fig. 7.1 illustrates the circuit schematics and their 
corresponding energy band diagrams. To illustrate the operation of a back-to-back RITD, 
consider an n+/p+/p+/n+ tunnel diode as shown in Fig. 7.1(a). During the first quadrant 
operation, junction A is reversed biased, and junction B is forward biased. A reversed 
bias p+/n+ junction operates like a short circuit. Most of operation is controlled by 
junction B. In the third quadrant operation, junction A is forward biased while junction B 
is reversed biased. The device operation is mainly controlled by junction A. Therefore, 




 (a) n+/p+/p+/n+ (b) p+/n+/n+/p+ 
 
Fig. 7.1. Back-to-back interband tunnel diode configurations. 
 
 
Not only ambipolar operation delays the effect of hysteresis, but also doubles the 
number of state per cell without significant increase in the footprint of the cell. For an 










comparison to a unipolar R-load MV-TSRAM that can only store up to (n+1) states per 
cell. This is a very significant gain. 
This gain, however, does not come without any design trade-off. A major 
disadvantage of using ambipolar approach is that at least two power supply voltages are 
needed. A positive power supply voltage is used to maintain a standby current during the 
first quadrant operation, and a negative power supply voltage is required to retain logic 
states during the third quadrant operation. The existence of dual power supply voltages 
per cell complicates the design of peripheral circuitry around the memory module. 
Regardless, this approach is still very useful in increasing memory density by doubling 
the number of bit per cell while delaying the effect of hysteresis. 
 
7.1.1. Ambipolar MV-TSRAM with an R-Load 
 
 
The first proof-of-concept of ambipolar MV-TSRAM is demonstrated by building a 
prototypical cell using a single peak 10×10 μm2 n+/p+/p+/n+ Si/SiGe RITD and a discrete 
resistor of 570 Ω. Fig. 7.2 shows the measured current-voltage load line characteristics 
with the currents plotted in absolute values for easy visualization. Two power supply 
voltages are chosen at +0.8 V and -0.8 V to provide a standby current during the first and 
third quadrant operations, respectively. At these two standby load lines, the possible 
latching points are located at -0.53 V, -0.20 V, +0.20 V, and +0.53 V. 
Fig. 7.3 shows the time diagram of writing sequence to switch from one logic state 
to another. In general, the writing operations in ambipolar MV-TSRAM have the same 
principle as its unipolar cell. Since, there is no access FET, VDD needs to be altered to 




Fig. 7.2. Current-voltage load line analysis of a four-level ambipolar R-load  
MV-TSRAM cell, utilizing two back-to-back 16×16 μm2 Si/SiGe RITD and a discrete 
resistor of 570 Ω. 
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Fig. 7.3. Time diagram of biasing conditions during writing high, write low, and standby 
operation of a four-level R-load MV-TSRAM cell. 
 

































-1.1 V to force the cell to latch into the first state. To switch to the second state, VDD is 
increased to -0.5 V.  At both conditions standby VDD is maintained at -0.8V. Similarly, 
VDD is toggled between +0.5 V and +1.1 V to switch between the third and fourth state in 
the first quadrant operation. 
An access FET can be added to the sense node. By doing so, the power supply 
voltage can be fixed to its standby values, and the switching is done through a well 
controlled current injection into the sense node via the access gate. The addition of 
control FET also allows this particular design to be readily implemented into cross-point 
RAM architecture.  
 
 
7.1.2. Ambipolar MV-TSRAM with a TD-Load 
 
 
The second type of ambipolar MV-TSRAM investigated in this study is the 
configuration where both the load and driver elements are made out of ambipolar tunnel 
diodes. A fully integrated cell that consists of two 16×16 μm2 back-to-back Si/SiGe 
RITDs and an NFET with W/L of 16 µm / 4 µm is used to demonstrate the ambipolar 
operations. One RITD functions as the driver, and the other one as the load. The access 
NFET is connected directly to the sense node.  
Fig. 7.4 shows the measured current-voltage load line characteristics in the first and 
third quadrant. The currents are shown in absolute values for easy visualization. There 
are two standby power supply voltages at + 0.6 V and -0.6 V. The intersections between 
the driver and load curves in the third quadrant occur at -0.47 V and -0.13 V, which 
correspond to the first and second logic state. Similarly, the load line analysis indicates 
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that stable latching points in first quadrant are located at 0.13 V and +0.47 V, which 
correspond to the third and fourth logic state. 
 






























Fig. 7.4. Current-voltage load line analysis of a four-level ambipolar TD-load 
MV-TSRAM cell, utilizing two back-to-back 16×16 μm2 Si/SiGe RITD that are 
monolithically integrated with an NFET with L/W of 16 µm /4 µm. 
 
Based on the values obtained from the load line analysis, writing sequence is 
determined.  To  operate  in  the third quadrant region, VDD is biased at -0.6 V. To force 
the memory cell to latch into the first state, the access gate is turned on by applying 4.5 V 
to the word line, and the bit line is biased at a potential that is lower than the expected 
potential of the first logic state at -1.0 V. As a result, current flows out of the sense node, 
pulling down its potential below the first latching point. Once the third quadrant standby 
condition is restored, the sense node stabilizes at -0.47 V. The time diagram of the 
latching sequence is given in Fig. 7.5. 
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Fig. 7.5. Time diagram of biasing conditions during write high, write low, and standby 
operation of a four-level ambipolar TD-load MV-TSRAM cell, utilizing two back-to-
back 16×16 μm2 Si/SiGe RITD that are monolithically integrated with an NFET with 




To latch into the second state, the gate is once more turned on, but at this time the 
bit line is biased at a potential that is slightly higher -0.47 V. By doing so, a current is 
injected into the sense node, causing the memory to latch into the second state once the 
standby conditions are restored. 
The operation in the first quadrant used the same principle. The key to writing from 
lower state to higher state is that potential at the bit line has to be higher than the potential 
at the sense node. This way a current is injected into the sense node, forcing the storage 
node to latch into higher state. On the other hand, the potential on the bit line has to be 
lower than the sense node during writing operation from higher to lower state. By doing 
so, a current path away from the storage node is created and the potential at the sense 




7.1.3. Ambipolar MV-TSRAM with a CMOS-Load 
 
 
The demonstration of ambipolar FET-load MV-TSRAM is rather challenging. Part 
of the problem is that none of the ambipolar FET technologies, such as carbon nanotube 
FET and Schottky source/drain FET, are readily available or easy to obtain. In addition, 
their performances in the first and third quadrant are not necessarily symmetrical. This 
condition posts a big problem because the memory cell operates at different operating 
biases and currents in both quadrants. This implies that an asymmetrical back-to-back 
interband tunnel diode has to be used. In addition, the performance of the ambipolar FET 
and the tunnel diode has to be matched carefully to provide a condition for multiple 
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latching to occur. Although this can be done, the realization is very difficult and 
impractical. 
Therefore, a novel approach that uses CMOS as a load element is proposed and 
successfully demonstrated for the first time in this sutdy. CMOS in a way is an ambipolar 
device although the ambipolarity is not inherently possessed by either PMOS or NMOS. 
As a unit, however, they can operate in the first and third quadrant regions. Individually, 
PFET operates in the third quadrant and NFET in the first quadrant. A symmetrical 
performance in term of current drive in both quadrants can be easily obtained by 
adjusting the width-to-length ratio of both FETs.   
 
        
         
Fig. 7.6. Circuit diagrams and the corresponding load line analysis of a four-valued 

























Fig. 7.6 shows the circuit diagrams as well as the corresponding load line analysis 
of a four-valued CMOS-load MV-TSRAM cell in the first and third quadrant operations. 
In the third quadrant region, the PFET functions as the load element while the NFET 
modulates the current going in and out of the sense node. In the first quadrant operation, 
the NFET and PFET exchange roles. The NFET is now acting as the load element while 
PFET controls the current into and out of the storage node.  
A four-valued CMOS-load MV-TSRAM that consist of a back-to-back 16 × 16 μm2 
Si/SiGe RITD, a NFET with W/L of 14 μm / 6 μm, and a PFET with W/L of 18 μm / 4 
μm were fabricated on a single substrate. The detail of the fabrication process is outlined 
in chapter 8. Fig. 7.7 shows scanning electron microscope (SEM) micrograph of the 
ambipolar MV-TSRAM cell. The gate and drain of the PFET are named PWord and PBit, 




Fig. 7.7. A SEM micrograph of a monolithically integrated four-valued  


















Fig. 7.8 shows the biasing sequence of the multi-valued ambipolar memory cell 
during writing high, low, and standby operations. In the third quadrant operation, PWord 
and PBit are biased at -4.3 V and -5.0 V to provide a standby load on the tunnel diode. To 
latch into the first state, the gate of the NFET is turned on by applying 3.6 V to the 
NWord. The NBit has to be biased below the potential of first logic state in such a way to 
drain current out of the sense node. By doing do, the potential on the sense node 
decreased. Once the NFET is turn off, i.e. third quadrant standby condition, VSN 
stabilizes at the first logic state at -0.49 V. To write into the second state, the NFET is 
again turned on but with Nbit at 0 V. Since NBit is at higher potential than VSN, current is 
injected into the sense node, elevating its potential. As a result, the stable point shifts 
from the first to second state at -0.25 V.  
The first quadrant operation is marked by constant biasing on the gate and drain of 
the NFET to provide first quadrant standby load line. In this case, NWord and Nbit are 
biased at 3.6 V and 5.0 V, respectively. PFET is then controlling the current that went 
into and out of the sense node during writing operation. To write from the second to third 
logic state, the gate of the PFET is turned on by applying -4.3 V to the gate. PBit is left to 
0 V because at this point the sense node is still at negative potential. Since the voltage at 
PBit is larger than VSN, current will flow into the sense node through the PFET, raising 
its potential. As a result, the sense node is forced to latch into the third state at 0.24 V. 
Moreover, to latch into the fourth state, PBit is biased at 1.0 V while the gate of the PFET 
is turned on. Once again, current flows into the sense node since PBit is at higher 
potential than VSN. Therefore, latching occurred from the third to fourth state at 0.49 V. 
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Fig. 7.8. Time diagram of biasing conditions during writing high, write low, and standby 
operation of a four-level ambipolar TD-load MV-TSRAM cell, utilizing two back-to-
back 16×16 μm2 Si/SiGe RITD that are monolithically integrated with an NFET with 
L/W of 16 µm /4 µm. 
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The writing operations from higher to lower state are done in similar fashion. 
Instead of incrementally injecting additional current into the sense node, current is 




7.2. MV-TSRAM with Enable/Disable Transistors 
 
 
In conventional MV-TSRAM designs, latching to mid-state logic levels is often 
limited by the presence of hysteresis. Hysteresis greatly reduced the operation margins 
for each subsequent level. It also creates asymmetrical biasing conditions for writing high 
and low operations, which further complicate latching mechanisms. While the ambipolar 
approach can delay the effect of hysteresis, it does not nullify the effect at higher logic 
levels per cell design. A new system approach is introduced in this section to address this 
issue.  
Like all of the MV-TSRAM designs introduced in the previous sections and 
chapter, a series of tunnel diodes or back-to-back tunnel diodes are used to provide 
current-voltage characteristics with multiple peaks and NDR regions. In the new 
approach, a FET is added and connected in parallel with each of the driver tunnel diode. 
The FET can be turned on or off in such a way that it disables or enables the tunnel diode, 
respectively. When the FET is on, a shunt path is created in parallel with the tunnel 
diode, effectively shorting out the tunnel diode. Therefore, it is said that the FET 
‘disables’ the tunnel diode operation. On the other hand, when the FET is turned off, the 
tunnel diode functions as normal. In this condition, the FET is said to ‘enable’ tunnel 
diode operation. Therefore, the FET is referred as E/D FET for Enable/Disable FET. 
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To illustrate the concept further, consider a double peak 16×16 μm2 Si/SiGe RITD 
with an E/D FET connected to the bottommost tunnel diode. The circuit diagram is given 
in the inset of Fig. 7.9. Current-voltage measurements are taken by sweeping VDD from 
0.0 V to 2.0 V while the gate bias of the E/D FET is stepped from 0.0 V to 3.0 V with 0.5 
V increment. The results are plotted in Fig. 7.9. As the gate bias of the E/D FET is 
increased gradually, the second peak and valley current start to increase while the first 
peak stayed relatively the same. The effect of shunted tunnel diode characteristics 
became more evident as the transistor is more on with higher gate biases. At VG of 3.0 V, 
the current range of the second peak and valley regions are significantly higher than the 




Fig. 7.9. Current-voltage characteristics of a double peak 16×16 μm2 Si/SiGe RITD with 
an E/D FET connected parallel with the bottom tunnel diode. 
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This phenomenon can be exploited to assist latching on to the mid-level logic states 
in MV-TSRAM designs. While this approach does not eliminate hysteresis, the 
application of E/D transistor effectively nullifies its effect. By enabling the E/D FET, a 
peak can be made as if it disappears. Therefore, latching to a stable point located between 
that particular peak and the previous one can be done with ease. 
 
7.2.1. R-load MV-TSRAM with E/D FET 
 
 
A prototypical three-level R-load MV-TSRAM with E/D FET is built using a 
double-peak 12×12 μm2 Si/SiGe RITD, a discrete transistor of 1 kΩ, and two NFETs 
from a commercially available CMOS ALD1103 chip. Fig. 7.10 shows the circuit 
schematic and the I-V load line characteristics. Fig. 7.11 illustrates the time diagram of a 
writing sequence to latch from one state to another. 
The power supply voltage, VDD, is biased at 2.2 V to provide a standby current, 
denoted by the dashed line in the load line analysis graph. At this condition, the standby 
load line intersects with the driver curve (solid line) at point V1, V2, and V3, which 
corresponds to 0.48 V, 0.87 V, and 1.24 V in the time diagram. The writing is controlled 
by current injection through the access FET.  
To write into the lowest state, a reset low operation is performed by turning on the 
access gate and grounding the bit line. As a result, a current path away from the sense 
node is created, pulling down the potential at the storage node. This condition forced the 
memory cell to latch into the first state at 0.48 V. Similarly, to write into the highest state, 
a reset high operation is performed. The access gate is turned on by applying 5.0 V to the 
word line and 1.5 V to the bit line. At this point, the potential at the bit line is much 
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higher than the potential at the sense node, causing current to flow into the storage node. 




 (a) (b) 
 
Fig. 7.10. (a) Circuit diagram of a 2n+1 state TD-Load MV-TSRAM utilizing n-peak 
tunnel diode. (b) The current-voltage load line analysis of TD-load MV-TSRAM. 
 
 
Writing operation to the middle state is done through the E/D FET. By turning on 
the E/D FET, a shunt current path is created in parallel to TD2, shorting the tunnel diode. 
As a result, driver characteristic is changed as indicated in doted line in Fig. 7.10(b). The 
first peak is shifted to a lower voltage, and the second peak is elevated to a much higher 
current. The change in the driver characteristics created a condition where the only 
intersection between driver and load line are at point 2’. Upon restoration to the standby 
condition, the sense node latched into the nearest stable point at point 2 at 0.87 V. Thus, 
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Fig. 7.11. Time diagram of biasing conditions during writing high, write low, and standby 
operation of a three-level R-load MV-TSRAM cell with E/D FET. 
 
 
The same approach is used to build a four-valued R-load MV-TSRAM with two 
E/D transistors. Fig. 7.12 depicts the circuit diagrams and their corresponding I-V load 
line analysis during writing operations to latch into mid-state logic levels. E/D FET1 is 
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connected in parallel with TD2 and E/D FET2 with TD1. In conjunction with Fig. 7.12, 
the actual measured voltage at different nodes on the system is given in the time diagram 
in Fig. 7.13. 
Like in the case of the tristate cell, the sense node can be latched to its lowest and 
highest state by performing reset low and high operations, respectively. Reset low is done 
by turning on the access gate while grounding the bit line. Similarly, reset high is 
executed by  turning  on  the  access gate while applying a bias at the bit line that is much 
higher than the potential of the highest logic level.  
Moreover, the latching operation is best explained during the writing operation 
from higher to lower state. It is assumed that the memory state is held at the fourth state 
at 1.99 V. To latch into the third state, E/D FET2 is turned on by applying 10 V at its 
gate, elevating the third peak to higher current range. From the perspective of the standby 
load line, the third peak seemed like it disappeared. As a result the latching point moves 
from the highest state to a point located between the third and second peak. Upon 
restoring to the standby condition, the sense node latched to point 3 at 1.55 V. 
In a very similar manner, the latching from the third to second state is done by 
simultaneously turning on both E/D FET1 and FET2. By doing so, both the third and 
second peaks are elevated to higher current ranges as shown in Fig. 7.12(b). At this 
condition, the load line only saw the first peak. Therefore, the latching point shifts from 
point 3 to point 2’ that is located between the first and second peak. The latching point 






(a) Writing operation from the fourth to third state assisted by E/D FET. The latching 





(b) Writing operation from the third to second state assisted by E/D FET. The latching 
point moves from point 4 to 3’ to 3. 
 
Fig. 7.12. Circuit diagrams and their corresponding I-V load line characteristics of  
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Fig. 7.13. Time diagram of biasing conditions during writing high, write low, and standby 
operation of a four-level R-load MV-TSRAM cell with two E/D FET to assist writing to 




7.2.2. FET-load MV-TSRAM with E/D FET 
 
 
A tristate FET-load MV-TSRAM with E/D FET is also constructed using a double-
peak 12 × 12 μm2 Si/SiGe RITD and two NFETs from a CMOS ALD1103 chip. One 
NFET functions as the load and the other as the E/D transistor. Fig. 7.14 illustrates the 
circuit diagrams as well as the schematic drawing of the I-V load line analysis. Fig. 7.15 
presents the time diagram of latching sequence during various operations. 
To provide a standby load line, the gate and drain of the load FET are biased at 3.3 
V and 3.0 V. At this particular condition, the three possible states are at 0.57 V, 0.93 V, 
and 1.24 V. The latching mechanism to the lowest and highest states is exactly the same 
as in the case of the R-load MV-TSRAM that is via reset low and high operation, 
respectively. Therefore, the detail of the latching will not be discussed here. The latching 
to middle state, however, is slightly different from the R-load case although the principle 
is still the same. 
 
 (a) (b) 
 
Fig. 7.14. (a) Circuit diagram of a tristate FET-Load MV-TSRAM with an E/D FET.  


























It is assumed that the sense node latched into its lowest state when the memory cell is just 
turned on. To latch into the middle state, the E/D transistor is turned on in such a way that 
it disables the operation of TD2. Several things happened during this time. First, because 
E/D FET is on, the potential at point A dropped to lower voltage. As a result, VSN is also 
pulled down to lower potential. This effectively increased the gate-to-source potential of 
the load FET, elevating the load line to higher current range. Therefore,  the  latching  
point  moves  from  point  1 to 2T. The superscript ‘T’ is used to indicate that this point is 
very unstable and exist only for a brief period of time during switching. 
This change is followed immediately by a sudden change in VGS of the load FET 
from VG – V1’ to VG – V2T. Therefore, the latching point moves rapidly from point 2T to 
2’. Once the E/D transistor is turned off, the latching point shifts from point 2’ to point 2 
at 0.93 V. In summary, the latching to middle state for a FET-load MV-TSRAM with 
E/D FET involves a transitional latching point because the FET functions as an active 
load. 
It is important to note at this point that in all of the MV-TSRAM cells built in this 
study, relatively high gate biases are used to turn on E/D transistors. Part of the reason is 
that the voltage drop between the drain and source of the E/D FET are very small, usually 
less than 1 V. To compensate this, the gate has to be turned really on to generate enough 
current to short the tunnel diode. This particular problem can be solved by a careful 
design of the channel dimensions of the E/D FET. In this study, the drive current of the 



































































Fig. 7.15. Time diagram of biasing operation of a tristate FET/Tunnel Diodes MVM 









A six-valued R-load MV-TSRAM is realized by using combined approach of 
ambipolar operations and E/D transistor. Fig. 7.16 shows the circuit diagrams and their 
corresponding I-V load line characteristics during the writing operation to mid-state logic 
levels.  The tunnel diodes used were two back-to-back 16×16 μm2 Si/SiGe RITDs 
connected in series. A resistor of 20.2 kΩ is used as the load and connected through a 




Fig. 7.16. Circuit diagrams and the corresponding load line analysis of a six-valued  



















































































































Fig. 7.17. Time diagram of biasing conditions during writing high, write low, and standby 
operation of a six-level R-load MV-TSRAM cell with two E/D FET to assist writing to 
mid-state logic levels. 
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The two standby power supply voltages are -4.35 V and +4.35 V for third and first 
quadrant operation, respectively. With these standby load lines, there are six possible 
stable latching points.  The latching to the highest and lowest state are done by 
performing reset high and low operations, respectively. Moreover, the writing operations 
to the second and fifth state are done by turning on the E/D transistor. In order to latch 
into the third state, the access gate is opened, and the bit line is grounded while VDD is 
still maintained at -4.35 V.  Similarly, to latch into the fourth state, the access gate is 






Two novel methods to achieve MV-TSRAM that alleviate the problem of hysteresis 
in the conventional cell designs were presented.  The first method is by utilizing the 
ambipolar behavior of multi-peak back-to-back interband tunnel diodes to mirror the 
latching operation in the first quadrant into the third quadrant. By this virtue, the number 
of logic levels per cell is also doubled. The second method is by using enable/disable 
transistor to assist latching to mid-level logic states. The characteristic of each peak in a 
multiple peak tunnel diode is controlled by creating a variable shunt path in parallel to the 
diode through an E/D FET. Therefore, latching to a logic state located between two peaks 
can be done easily. This study is concluded by a demonstration of a six-valued MV-





MONOLITHICALLY INTEGRATED TSRAM  
ON SILICON PLATFORM 
  
 
This chapter reports a successful demonstration of the first ever made 
monolithically integrated TSRAM and MV-TSRAM. Si/SiGe RITDs and CMOS were 
built on the same substrate to form a fully functional memory system. The first section of 
the text discusses the test chip design and fabrication processes. Some key features of the 
test chip are briefly described. Several critical process integration issues are identified, 
and solutions to them are presented. The second part of this chapter contains electrical 
data results. The performance of integrated CMOS and Si/SiGe RITD are evaluated. A 
couple of basic FET/RITD circuits are presented. Lastly, both integrated binary and 




8.1. Test Chip Design and Fabrication Processes 
 
 
Tunneling-based static random access memory (SRAM) has been sought as a viable 
solution for a low power and high speed embedded memory application. The first cell 
design, first proposed by Goto et al. [1], consists of two tunnel diodes connected in 
series, one acting as the drive and the other as the load as shown in Fig. 1(a). This 
configuration allows a bistable operation at a particular range of supply voltage (VDD). 
The information is stored at the sense node, which can be altered by modulating current 
into the node via a FET. The demonstration of this type of bistable latch has been done in 
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the III-V material, showing a very promising performance both in speed and power 
dissipation [2]. Morimoto et al. realized the system in Si platform by utilizing 
p+Si/oxynitride/n+poly [3]. The performance, however, was limited by the poor 
performance of the tunnel diode and the lack of capability to scale to lower current 
density. The authors have also shown a successful integration of Si/SiGe resonant 
interband tunnel diode (RITD) with CMOS by demonstrating a monostable-bistable logic 
element [4,5]. Various RITD/CMOS integration studies have also been done that 
explored the effects of various processing methods on RITD performance [4-8,13]. In this 
paper, the realization of fully integrated CMOS/SiGe RITD TSRAM and MV-TSRAM is 
reported. 
The device structure of the Si/SiGe RITD has been described in chapter 3; hence, it 
will not be repeated. The CMOS devices used in this study is the second generation of 
StrongArm CMOS technology developed at RIT for a student-run laboratory [9]. It 
features a double-well process with LOCOS for electrical isolation between devices. An 
n+ polysilicon layer is used as the gate material. The gate dielectric is made of thermally 
grown SiO2 with thickness of 31 nm. The source and drain are formed using a self-align 
technique via ion implantation. Low temperature oxide deposited using PECVD 
technique is used as the first interlayer dielectric material. The devices are connected 
through Al metal lines. 
There are several key aspects that need to be considered to integrate Si/SiGe RITD 
and CMOS devices. The first is thermal budget. At high temperature, dopant will have 
enough energy to redistribute in the crystal lattice through either interstitial or 
substitutional sites; hence, changing the electrical property of the material. The velocity 
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by which the dopants move at a specific temperature is known as diffusivity, usually 
expressed in cm2/s. The square root of the product of diffusivity and time is known as 
diffusion length, a measure that is used to quantify the thermal budget of a process. 
A typical CMOS technology has been developed in such a way that process steps 
that involve high temperature for a long period of time occurs towards the beginning of 
the fabrication sequence. The CMOS process used in this study is no exception. The 
incorporation of Si/SiGe RITD is evaluated based on the thermal budget consideration. 
The step with the highest thermal budget in the fabrication of a discrete Si/SiGe 
RITD is the post LT-MBE rapid thermal annealing process. As will be discussed in detail 
in a later section, the temperature range can vary from 700oC to 825oC for 1 min 
depending upon the device structure. The last CMOS process step that involves a higher 
thermal budget than that of RITD is the source and drain anneal, which is done at 1000oC 
for 30 min. Therefore, it is imperative to build the RITD after all CMOS processes up to 
the S/D thermal anneal step. 
The second major consideration is the material compatibility. CMOS consists of 
silicon and its derivatives, such as silicon nitride and silicon dioxide. It also has dopant 
elements, such as boron and phosphorus. The tunnel diode used in this study, fortunately, 
is also Si-based with a couple of SiGe layers. Therefore, material compatibility should 
not be an issue. However, a special attention has to be given to the cleaning process prior 
to the epitaxial growth process to build RITD layers. The surface has to be relatively 
defect-free. 
In terms of placement with respect to CMOS devices, RITDs are being integrated 
on the p+ regions used for the source and drain of the PFET. Therefore, they can share a 
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common well in many cases. Fig. 9.1 illustrates the cross-sectional diagram of a back-to-





Fig. 8.1. A cross sectional diagram of the integrated Si/SiGe RITD with NMOS. 
 
 
8.1.1. Mask Layout Design 
 
 
Twelve masks levels are needed to fabricate the structure shown in Fig. 9.1. Nine 
of these levels are from the CMOS base-line process, and the remaining three mask levels 




100 nm p+ Si 
100 nm n+ Si 
X nm i-Si 
Y nm i-Si0.6Ge0.4 
1 nm p+ Si0.6Ge0.4 
Implanted p+ Si 
P δ-plane 
B δ-plane 














Table 8.1. Twelve mask levels used for integration of Si/SiGe RITD and CMOS. 
 
Level Mask Description Field Type 
1 N-well regions Clear 
2 Active areas Clear 
3 Channel stop  Dark 
4 NFET threshold adjust Dark 
5 Poly gate definition Clear 
6 P+ Source/Drain Dark 
7 N+ Source/Drain Dark 
8 RITDs oxide openings Dark 
9 RITDs mesa definition Clear 
10 Contact Cuts to RITD mesa Dark 
11 Contact Cuts to CMOS S/D Dark 
12 Metal Clear 
 
 
The mask design includes of individual NFET and PFET of different sizes. 
Unipolar and back-to-back RITDs of various sizes are also incorporated into the layout. 
Simple FET/RITD circuits, such as RITD in parallel and series connections with FET, are 
also included. At the heart of the test chip is various binary TSRAM and MV-TSRAM 
configurations described in the previous chapters. Three different FET sizes, i.e. length-
to-width ratios, are intentionally incorporated for each type of memory circuit. The sole 
reason is for current matching between the RITDs and FETs so that they can operate in 
bistable condition. Fig. 8.2 shows some selected circuit layouts.  
It is important to note at this point that a precaution has to be taken when designing 
RITD/FET circuits where the tunnel diodes share the same well as the FET. Fig. 8.3 
shows a schematic cross-sectional diagram of a hypothetical circuit where a back-to-back 
tunnel diode are built on the same n-well of a PFET. Given the biasing schemes, a 
parasitic diode at the p+/n-well junction can turn on, creating a current path parallel with 
the  RITD,  if  the  n-well  is  left  floating.  This  condition  can  potentially   degrade  the  
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Fig. 8.2. IC layout of (a) a unipolar RITD, (b) back-to-back multi-peak RITD, (c) an 
RITD in parallel with an NFET, (d) an RITD in series with an NFET, (e) a binary FET-
load TSRAM, (f) a binary TD-load TSRAM, (g) a tristate FET-load MV-TSRAM, and 







































































performance of the tunnel diode depending on how much the current leaks through the 
parasitic diode. In order to solve this problem, the n-well has to be biased with positive 
voltage in such away that the p+/n-well junction can never be forward biased.  Therefore, 
in relation to IC mask layout, it is crucial that both n-well and p-well are connected to the 




Fig. 8.3. Schematic diagram that illustrates a parasitic diode formed at the p+/n-well 
junction that can degrade RITD performance. 
 
Several test features, such as transfer length method (TLM), cross-bridge Kelvin 
resistors (CBKR), and Van der Pauw structures are also incorporated. Not only that these 
structures are useful to provide additional information of the electrical properties of 
specific parts of the device, such as contact, thin film, and well resistance, they also can 
be invaluable means to troubleshoot device failures due to processing.  
The entire design layout was done using a CAD software by Mentor Graphics Inc. 
The design space is a square area of 5000 µm × 5000 µm. The layout was done with a 














specifically made to be used with GCA g-line stepper. Using MEBES III e-beam 
lithography, the masks were fabricated at RIT SMFL facility. 
 
 
8.1.2. Process Integration 
 
 
There are total of 83 process steps required to fabricate RITD/CMOS test chip, and 
they are listed in Table 8.2 with a brief description on each step. A more detail 
description can be found in the CD companion that comes with this text. A majority of 
the processing were done at RIT Semiconductor and Microsystems Fabrication 
Laboratory (SMFL). Naval Research Laboratory conducted the low-temperature 
molecular beam epitaxial grow to build the Si/SiGe RITD layers. Ohio State University 
assisted in parts with the post MBE growth rapid thermal annealing process. 
For the sake of space, only selected critical process steps are going to be discussed 
in details in the next several chapters. These steps mainly pertain to the process 
integration of Si/SiGe into CMOS platform. A detail discussion on the development of 
RIT StrongArm CMOS process can be found in ref [9]. 
 
8.1.2.1. Low Temperature Molecular Beam Epitaxy (LT-MBE) 
 
 
The fabrication of RITD layers is based on the solid-source molecular beam 
epitaxy (MBE) technique. By definition, epitaxy is a process of growing a crystalline 
material upon a crystalline substrate. If the grown material is identical with the substrate, 
it is termed homoepitaxy. In the case of different materials is referred as heteroepitaxy. 
Since dissimilar materials have different lattice spacing, there is usually some amount of  
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Table 8.2. Process sequence to fabricate CMOS and Si/SiGe RITD on Si-platform. 
 
No Process Description Tool 
1 Start with Si wafers: n-type (100), 15-20 Ω.cm  
2 Scribe on the back side of wafers for identification Diamond pen 
3 Measure initial wafer bulk resistivity CDE ResMap 
4 Standard RCA Clean RCA Bench 
5 Pad Oxide: 50 nm,  Bruce Furnace 4 
6 Deposit 150 nm of Silicon Nitride LPCVD 
7 Lithography Level 1: N-Well GCA Stepper 
8 Etch Silicon Nitride Hot Phosphorus 
9 N-well Implant: P31, 5.5×1012 cm-2, 100 keV Varian 350 Implanter 
10 Strip photoresist Branson Asher 
11 Standard RCA Clean RCA Bench 
12 LOCOS 1: 500 nm, 1000oC, 100 min., wet O2 Bruce Furnace 1 
13 Etch Silicon Oxynitride and Silicon Nitride BOE/Hot Phosphoric 
14 P-Well Implant: B11, 6×1012 cm-2, 55 keV Varian 350 Implanter 
15 Well Drive-in: 1100oC, 25 hours, N2 Bruce Furnace 1 
16 Etch Oxide 10:1 HF BOE 
17 Measure p-well sheet resistance CDE ResMap 
18 Thermal Oxidation to grow 50 nm pad oxide Bruce Furnace 4 
19 Deposit 150 nm of Silicon Nitride LPCVD 
20 Lithography Level 2: Active Area GCA Stepper 
21 Etch Silicon Nitride Hot Phosphorus 
22 Strip photoresist Branson Asher 
23 Lithography Level 3: Channel Stop GCA Stepper 
24 Channel Stop Implant: B11, 2×1013 cm-2, 100 keV Varian 350 Implanter 
25 Strip photoresist Branson Asher 
26 Standard RCA Clean RCA Bench 
27 LOCOS 2: 650 nm, 950oC, 5 hr., wet O2 Bruce Furnace 1 
28 Etch Silicon Oxynitride and Silicon Nitride BOE/Hot Phosphoric 
29 Etch Oxide 10:1 HF BOE 
30 Measure p-well and n-well sheet resistance CDE ResMap 
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No Process Description Tool 
31 KOOI Oxide: 100 nm, 900oC, 40 min. in wet O2,  Bruce Furnace 1 
32 Blanket Vth Adjust Implant: B11, 1×1012 cm-2, 65 keV Varian 350 Implanter 
33 Lithography Level 4: NMOS VT Adjust GCA Stepper 
34 NMOS Vth Adjust Implant: B11, 8×1011 cm-2, 65 keV Varian 350 Implanter 
35 Strip photoresist Branson Asher 
36 KOOI Oxide Etch 10:1 HF BOE 
37 Standard RCA Clean RCA Bench 
38 Gate Oxide: 31 nm, 1000oC, 10 min., dry O2 Bruce Furnace 4 
39 Deposit 600 nm of polysilicon LPCVD 
40 Measure sheet resistance of the polysilicon layer CDE ResMap 
41 Dope Polysilicon: N250,  Bruce Furnace 3 
42 Etch Oxide 10:1 HF BOE 
43 Measure sheet resistance of the polysilicon layer CDE ResMap 
44 Lithography Level 5: Poly Lines GCA Stepper 
45 Etch polysilicon Drytek Quad 
46 Strip photoresist Branson Asher 
47 Lithography Level 6: n+ S/D GCA Stepper 
48 N+ S/D Implant: P31, 2×1015 cm-2, 75 keV Varian 350 Implanter 
49 Strip photoresist Branson Asher 
50 Lithography Level 7: p+ S/D GCA Stepper 
51 P+ S/D Implant: B11, 2×1015 cm-2, 40 keV Varian 350 Implanter 
52 Strip photoresist Branson Asher 
53 Standard RCA Clean RCA Bench 
54 Poly Reoxidation done at 850oC, 35 min., wet O2 Bruce Furnace 1 
55 Deposit 400 nm PECVD TEOS P5000 PECVD 
56 S/D Anneal: 1000oC, 20 min. N2, 10 min wet O2 Bruce Furnace 1 
57 Oxide Thinning (Optional) Drytek Quad 
58 Lithography Level 8: RITD Opening GCA Stepper 
59 Etch Openings for RITDs: TEOS/Thermal Oxide Etch Drytek Quad 
60 Strip photoresist Branson Asher 
61 Standard RCA Clean RCA Bench 
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No Process Description Tool 
62 Low Temperature MBE Growth: RITD layers MBE 
63 Post Growth Anneal: 700oC – 825oC for 1 min. AG 610 RTP 
64 Lithography Level 9: RITD Mesa GCA Stepper 
65 Etch RITD Mesa  Drytek Quad 
67 Strip photoresist Branson Asher 
68 Standard RCA Clean RCA Bench 
69 Deposit 400 nm PECVD TEOS P5000 PECVD 
70 Lithography Level 10: RITD Contact Cut GCA Stepper 
71 Etch Contact Cuts for RITDs mesa Drytek Quad 
72 Strip photoresist Branson Asher 
73 Standard RCA Clean RCA Bench 
74 Lithography Level 11: CMOS S/D Contact Cut GCA Stepper 
75 Etch Contact Cuts for CMOS S/D and well contacts Drytek Quad 
76 Strip photoresist Branson Asher 
77 Standard RCA Clean RCA Bench 
78 Metal Deposition 600 nm of Al/1%Si CVC 601 Sputter Tool 
79 Lithography Level 12: Metal GCA Stepper 
80 Etch Al Al Wet Etcher 
81 Strip photoresist Branson Asher 
82 Al Sinter:  Bruce Furnace 1 
83 Electrical Testing Keithley 4200 
 
 
strain associated with heteroepitaxy. In the case SiGe grown on Si substrate, there is 
about 4% lattice mismatch in which the Si has wider lattice constant.  
There are several requirements for successful heteroepitaxy process [10]. First, the 
substrate must be inert to the ambient. This will depend heavily on substrate cleaning and 
preparation. Moreover, there must be chemical compatibility between materials to avoid 
compound formation or massive dissolution. Finally, the grown material and substrate 
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should have closely matched thermal expansion coefficient to avoid dislocations on the 
interface. Film formation is initiated by nucleation process by which reactants combine to 
form isolated ensembles that attach to different points on the surface of the substrate. Any 
presence of crystal defects, contaminants, and abrupt topography can be preferable 
nucleation sites. 
MBE is one of the techniques to grow epitaxial layer. Material to be grown is 
directly transported to the substrate by a directed molecular beam under ultra high 
vacuum system. The beams of dopant, such as B and P, are generated by thermal 
evaporation of their solid forms. Si, however, requires electron beam heating to produce 
significant flux of material. The growth rate, in which proportional to the incoming flux, 
is controlled by mechanical shutters. A very well controlled growth rate down to 1 Å/sec 
can be achieved. In addition, the substrate temperature is usually elevated to assist 
surface diffusion, resulting in better crystal quality. 
 The incorporation of δ-doped planes in RITD structures posed a major challenge. 
By definition δ-doped plane is a region of doping impurities within a two dimensional 
plane [11]. Fundamentally, the growth of δ-doped planes is nothing than a stop growth 
with only flux of dopant atoms onto the substrate. The formation of δ-P is often limited 
by phenomenon known as segregation, which occurs when impurities exceed the solid 
solubility limit in Si, leading to higher surface concentration. The direction in which the 
dopant segregate is towards the direction of the growth, resulting in broadening of δ-layer 
dopant profiles. On the other hand, the growth of δ-B is often characterized by diffusion 
that also results in the undesirable of broadening of the dopant profile.  
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The problem of P segregation can be overcome by lowering the growth 
temperature, allowing the dopant atom to have enough energy only to impinge into the 
crystal lattice immediately after its arrival [11]. The trade-off, however, low temperature 
MBE process usually results in higher defect density. In the case of δ-B, although LT-
MBE may help to form a sharper dopant profile it is still vulnerable to the effect of post-
growth thermal treatment. Finally, Table 3.2 describes a typical step-by-step LT-MBE 
growth of SiGe RITD used in this work. 
 
Table 8.3. A typical growth recipe to build a Si/SiGe RITD with 6 nm i-layer thickness. 
Courtesy of P.E. Thompson (NRL). 
 
Layer Si growth rate (Å/sec) 
Ge growth rate 
(Å/sec) 
Substrate 
Temp. (oC) Thickness (Å) 
Si buffer 1 – 650 20 
p+Si 1 – 650-500 100 
p+Si 1 – 500 540 
p+Si 0.6 – 500 160 
SiGe 0.6 0.4 500 10 
δ-B plane – – 500-320 – 
SiGe 0.6 0.4 320 40 
Si 0.6 – 320 20 
δ-P plane – – 320 – 




8.1.2.2. Post MBE Growth Rapid Thermal Annealing 
 
 
Thermal treatment post MBE growth is proven to be necessary, and the process is 
often referred as post-growth anneal. As grown RITD usually does not exhibit NDR 
behavior or a very small PVCR in the IV characteristic. The reason is that the dopants, 
which are impinged on the silicon, are only interstitially incorporated into the lattice 
structure; hence, they are not electrically active. An external thermal energy allows the 
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dopant to move around and lodge into the Si lattice by substitution mechanism, producing 
electrical carriers.  
Moreover, the post-growth anneal also helps to eliminate point defects that are 
formed during MBE growth due to strain associated with different layers and amount of 
impurities. As a result, the tunneling assisted current through defects sites will be 
substantially reduced, lowering the valley current and increasing PVCR. The higher the 
post-growth anneal temperature, the more effective it dissolves the defects. This 
enhancement, however, is limited. Higher anneal temperature will also result in the 
broadening of the δ-doped profile, which in turn deteriorates the PVCR. 
In summary, the optimum post-growth anneal condition is achieved when (i) dopant 
activation is maximized, (ii) the number of defects sites are minimized, and (iii) the 
broadening of dopant profile due to either diffusion or segregation is minimized. In the 
experiment performed by Jin et al., they observed that the anneal condition is strongly 
dependent on device structures [13-14]. The use of SiGe cladding layer was proven to 
suppress boron diffusion. 
A screening experiment was conducted prior to the actual integration effort to 
investigate the effect of device structure on the optimum annealing temperature. Three 
RITD samples with i-layer thickness of 4 nm, 6 nm, and 8 nm were prepared. Based on 
Jin’s results [12-14], there seems to be a trend that shows thicker i-layer pushed the 
thermal budget higher. Therefore, these samples were subjected to different range of 
annealing temperature. The 4 nm RITD sample was then annealed at 650oC, 700oC, and 
750oC. The 6 nm RITD sample was annealed at 600oC, 700oC, 750oC, and 775oC. Lastly, 
the 8 nm RITD wafer was annealed at 700oC, 725oC, 750oC, 775oC, and 800oC.  
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Fig. 8.4(a) shows the measured temperature read out from the pyrometer located 
underneath the sample on the AG RTP 610. The recipes were designed to ramp up at 
60oC/s. An overshoot up to 50oC and temperature fluctuation were observed at the 
beginning of the actual annealing process. The N2 flow during ramp up and soak cycle 
was set to 2 lpm. At the end of the thermal cycle, the chamber was cooled down by 
increasing the N2 flow to 5 lpm. The temperature consistently dropped at about 20oC/s. 
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Fig. 8.4. (a) The measured temperature profiles during post-MBE RTA.  
(b) I-V characteristics of RITD with 6 nm i-layer annealed at different temperatures. 
(c) Peak and valley current densities of the 4 nm, 6 nm, and 8 nm devices annealed at 
different temperatures. (d) PVCR data of the 4 nm, 6nm, and 8 nm devices as a function 
of annealing temperatures.  
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The measured current-voltage characteristics of a 20×20 μm2 RITD with 6 nm of i-
layer thickness is plotted in Fig. 8.4(b). The 4 nm and 8 nm sample exhibits a similar; 
hence they are not shown. The peak current drops significantly with increasing annealing 
temperature. This signifies that higher temperature broadens the dopant distribution of the 
δ-doping planes, lowering the peak dopant concentration and decreasing the overall 
degeneracy of the p+/n+ junctions. This effect is most evident in the 4 nm devices and less 
pronounced in the 8 nm devices. Fig. 8.4(c) shows the peak and valley current densities 
for all three structures as a function of annealing temperature. 
The valley current also decreases with increasing annealing temperature. This is 
mainly attributed to the reduction in the point defects density in the growth planes. This 
defect reduction technique is very effective in decreasing the probability of indirect 
phonon-assisted tunneling via mid-gap states [15-16]. Similarly, the effect of annealing 
temperature is less pronounced on devices with thicker i-layer thicknesses. 
The peak-to-valley current ratios interestingly tend to increase with annealing 
temperature up to an optimum value as shown in Fig. 8.4(d). As also indicated in Fig. 
8.4(c), the valley currents typically drop at faster rates than the peak current as annealing 
temperature rises, resulting in an increasing trend on the PVCR. Therefore, optimum 




8.1.2.3. Mesa and Contact Cut Etch 
 
 
The next critical step is to pattern the RITD mesa. The goal was to obtain a near 90o 
sidewall angle while maintaining a reasonable etch rate. A dry etch recipe was developed 
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using a mixture of SF6 and CHF3. The gas flow ratios between the two gases determine 
the amount of chemical and physical etching of the sample. SF6 plasma is chemically 
reactive with silicon while CHF3 tends to polymerize the sidewall, providing a venue for 
a steeper sidewall profile [17]. For this particular application, a series of screening 
experiment was done by varying the gas ratio as well as the applied power. It was found 
that the best SF6:CHF3 ratio was 1:4 with 200 W of power. With this condition, a 
sidewall angle of about 87o was achieved. The first half of Table 8.4 lists the optimum 
recipe used in this study.  
In addition, since there is no etch stopping layer between the p+well and RITD 
structure, a timed etch has to be done. It is important to note that an overetching of RITD 
stacks into the p+well region can be detrimental. The junction depth of the p+well is about 
0.5 μm. Thus overetching beyond this junction will isolate any connection to the bottom 
terminal of the tunnel diode.   
 Another critical step is contact cut etch to the top of RITD structure. A contact cut 
hole has to be made through a layer of SiO2 deposited via PECVD. An overetching into 
the top n+ layer of the RITD can cause a catastrophic failure. The tolerance was only 100 
nm. Overetching beyond this thickness will short out the junction of the RITD. Therefore, 
an etch recipe that has a high selectivity between silicon and oxide was developed. A 
mixture of CHF3 and O2 gas was used with a ratio of 9:1, respectively. The selectivity 
was extremely high that it appears that it almost stop at the Si/SiO2 junction. The second 
half of Table 8.4 gives the recipe details. 
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Table 8.4. Dry etch recipes used to pattern RITD mesa and contact cut holes. 
 
Process Parameters RITD Mesa Etch 
Contact Cut 
Etch 
Stabilization Time 30 sec. 30 sec. 
Applied Power 80 W 250 W 
Pressure 80 mTorr 120 mTorr 
DC Bias 193 V 360 V 
SF2 flow 6 sccm 0 sccm 
CHF3 flow 24 sccm 80 sccm 
O2 flow 0 sccm 10 scmm 






The last processing hurdle encountered in the fabrication of RITD/CMOS lot was 
the metal deposition. Initially, a 600 nm of Al layer was deposited using CVC 601 sputter 
tool at 2000W in Ar plasma with 5 mTorr of pressure for 25 minutes at room 
temperature. It was found that a lot of metal lines were notched or even broken as shown 
in Fig. 8.5(a) and 8.5(b). 
There were several reasons for this to happen. First of all, sputtering is a non-
conformal deposition technique. Therefore, any extreme topography can cause poor step 
coverage and film thinning over the sidewalls. To enhance conformality, the deposition 
can be done at an elevated temperature. The thermal energy gives rise to surface mobility 
of Al atoms that are impinged on to the surface, resulting in a better step coverage.   
Secondly, notching issues can be attributed to poor lithography process used to 
pattern the metal layer. Al is very reflective film. Light scattering at the edges of a profile 
covered with Al can cause a loss of control over geometrical dimensions. Thus, either a 
lower exposure dose has to be applied or an anti-reflective coating layer has to be used to 
reduce light scattering. 
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 (a) (b) 
   
(c) (d) 
Fig. 8.5. (a)(b) Broken lines and notching problems; (c)(d) Al deposited at 200oC. 
 
The solution chosen for this study was a combination of both methods mentioned 
above. Al layer was deposited with the same processing parameters at 200oC. At this 
particular temperature, Al grains are enlarged as shown in Fig. 8.5(c) and 8.5(d). It was 
found that the grain size over silicon dioxide is substantially larger than the grain size 
over the single crystal region within contact cut holes. This is consistent with the general 
expectation. An excellent step-coverage was observed over a relatively high topography. 
The increase in surface roughness also reduced the reflectivity of the film. 
Therefore, during the subsequent lithography step, light scattering at the edges of a 
profile can also be minimized. A slightly shorter exposure time was also used. This 
200 nm
Smaller grain size 















Good step coverage  
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deposition method highly increased the reliability of the metal lines and the yield of 
working circuits.  
 
 
8.2. Integrated RITD/CMOS Test Chip 
 
 
The integration of RITD/CMOS was successfully carried out. This work 
demonstrates the world’s first fully integrated Si/SiGe RITD/CMOS TSRAM and MV-
TSRAM. This section contains several scanning electron microscope (SEM) micrographs 
of selected individual devices, binary T-SRAM, and MV-TSRAM cells. These images 
were taken using LEO SEM and plotted in Fig. 8.6. 
 
8.3. Electrical Results and Analysis 
 
 
After completing the fabrication processes, the devices and simple circuits were 
tested using Keithley 4200 Parameter Analyzer, HP4145, and a logic tester. This section 
is divided into subsections that detail the performance of individual CMOS transistor, 
Si/SiGe RITDs, simple RITD/FET circuits, integrated TSRAM and MVTSRAM. 
 
8.3.1. CMOS Devices 
 
 
Almost all the CMOS devices in all five samples that were fabricated in this study 
exhibit functional characteristics. Fig. 8.7 shows the typical ID-VD characteristics of both 
the NFET and PFET with mask-defined gate length of 4 μm. With both the gate and drain 
bias at -5 V, the PFET exhibits a current drive of almost 30 μA/μm. Similarly, the NFET 









Fig. 8.6. Scanning Electron Microscope micrographs of (a) a binary 1T-2TD TSRAM 




























NFET exhibit less current drive than the PFET. This can be attributed partially to lack of 
an optimized NMOS threshold voltage adjust implant that yields in high VT. As a result, 
the drain saturation current is reduced substantially. 
 
 




































Fig. 8.7. A typical ID-VD characteristics of CMOS devices in RITD/CMOS lot. 
 
The drain current was measured as a function of gate voltage, and the result is 
plotted in Fig. 8.8. The threshold voltage is estimated by finding the maximum 
transconductance of the channel region. The NFET has a threshold voltage around 3.0 V. 
The sub-threshold swing (S) is around 160 mV/dec with off-state leakage current in the 
order of 10s pA. The threshold voltage of PFET is around -2.65V with the sub-threshold 
swing around 90 mV/dec. The off-state leakage current of the PFET is comparable to that 
of the NFET devices. All of the samples show similar characteristics with little variations 
on the devices located closer to the edges of the wafers. 
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8.3.2. Integrated Si/SiGe RITDs 
 
 
Si/SiGe RITD with various i-layer thicknesses: 6 nm, 8, nm, 10 nm, and 12 nm, 
were integrated with CMOS. Fig. 8.9 shows typical I-V characteristics of individual 
unipolar tunnel diode with surrounded well contact. As expected, the 6 nm device 
operates at the highest current range, and the 14 nm device at the lowest current range.  
To gain more insight into the overall performance across the wafer, extensive 
statistical analyses on some key tunnel diode parameters were performed. To ensure 
consistency in the measurement methods, the same device size and location within a die 
was chosen. There are total of 24 different sites on each wafer. Fig. 8.10 shows the 
distribution of the PVCR of integrated 8×8 μm2 unipolar Si/SiGe RITD with different i-
layer  thicknesses.  In  general,  the  devices  closer  to the edges of a wafer exhibit higher  
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Fig. 8.9. Current-voltage characteristics normalized to their device area of integrated 
Si/SiGe RITDs with i-layer thickness of 6 nm, 8 nm, 10 nm, and 12 nm.  
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Fig. 8.10. PVCR statistical distributions of 8×8 unipolar Si/SiGe RITDs on different 
samples with i-layer thickness of 6 nm, 8 nm, 10 nm, and 12 nm. 
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Table 8.5. Measured key performance parameter of integrated Si/SiGe RITD with 
different intrinsic spacer thickness layers. 
 
PVCR JP (A/cm2) JV (A/cm2) VP (V) VV (V) 
Sample 
Ave. σ Ave. σ Ave. σ Ave. σ Ave. σ 
6 nm 1.59 0.22 99.3 39.0 66.3 42.7 0.30 0.16 0.43 0.14 
8 nm 1.66 0.19 44.3 16.4 27.2 11.3 0.21 0.04 0.35 0.04 
10 nm 1.75 0.34 27.4 15.4 16.3 9.25 0.16 0.02 0.31 0.03 
12 nm 1.50 0.24 9.14 8.68 5.89 5.19 0.10 0.01 0.24 0.04 
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Fig. 8.11. (a) peak current density, (b) valley current density, (c) peak voltage, and (d) 
valley voltage statistical distributions of 8×8 unipolar Si/SiGe RITDs on different 
samples with i-layer thickness of 6 nm, 8 nm, 10 nm, and 12 nm. 
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PVCR than the ones near the center of a wafer. In all four cases, PVCR ranges from 1.3 
to 2.0 with an average around 1.6. The result shows that the PVCR does not seem to 
change much with the variation in device structure.  
Although the spread in PVCR distributions between different samples seem to be 
similar, interestingly this is not the case with the peak and valley current distributions. 
Table 8.5 summarizes the average and standard deviation of some key performance 
indicators of the integrated tunnel diodes. In addition, Fig. 8.11(a) and 8.11(b) displays 
the measured JP and JV data. It is important to note that the current density axis is plotted 
in a logarithmic scale.  Thus, the appearance of a wider distribution may not necessarily 
translate into a wider standard deviation (σ). Both the peak and valley current density 
follow the same trend with the 6 nm devices exhibit the widest distribution and 12 nm 
devices show the narrowest spread. 
This result is in line with the expectation. The current density of an RITD is highly 
dependent on i-layer thickness, which determines the tunneling barrier width. In every 
deposition process, there is always a certain amount of film thickness variation across a 
given substrate diameter inherent to the tool condition. This variation is becoming a 
larger percentage of the targeted thickness for devices with thinner spacer layer. For 
example, assume that the MBE tool has the capability to deposit a film within + 0.6 nm 
across a 3” diameter substrate. For a 6 nm device, this translates to a 10% thickness 
variation. However, this variation is only counted as 5% variation for 12 nm devices. 
Moreover, the data distributions of the peak and valley voltages are given in Fig. 
8.11(c) and 8.11(d). Devices with a thinner i-layer thickness exhibits higher average and 
standard deviation of VV and VP. This can be attributed to the fact that devices with 
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thinner spacer thickness operates at higher current ranges. Assuming that the series 
resistance in all cases, i.e. 6 nm, 8nm, 10 nm, and 12 nm devices, is constant, the 
potential drop across lower current density tunnel diode will be smaller compared to 
higher current density devices. Therefore, VP and VV on the 12 nm devices occur at 
earlier voltages than devices with thinner i-layer.  
Similar argument can be applied when considering the standard deviation on VP and 
VV. In the current-voltage relationship, a shift in voltage at a certain operating current is 
usually due to variation in series resistance, RS. The amount of voltage shift can be 
calculated as a product between the operating current and the change in RS, i.e. I.ΔRS. It 
is reasonable to assume that the variation in RS is relatively constant from sample to 
sample since the processing steps were done simultaneously. Therefore, the shift is 
determined only by the magnitude of the operating current. The variation in RS then 
becomes more evident in higher current density devices. Similarly, lower current density 
devices are less prone to the change in RS. 
In addition, multi-peak RITDs were also successfully fabricated. Fig. 8.12 shows 
the current-voltage characteristics of an integrated double-peak Si/SiGe RITD with 8 nm 
thick of i-layer thickness. The first peak exhibits a PVCR of 1.72 and a JP of 77 A/cm2, 
and the second peak yields a PVCR of 1.62 with a JP of 75 A/cm2. Hysteresis is observed 
during the forward and reverse sweep. 
 
 
8.3.3. FET/RITD Circuits 
 
 
Two basic RITD/FET circuits were fabricated. The first circuit consists of an RITD 
that is connected in parallel with an NFET. The circuit diagram is given in the inset of  
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Fig. 8.12. Current-voltage characteristics normalized of an integrated double-peak 




Fig. 8.13. VDD is swept from 0 V to 1.0 V while the gate voltage is stepped from 0 
V to 5.0 V with an increment of 1.0 V. The measured current is plotted in Fig. 8.13. 
When the NFET is off, the tunnel diode behaves as normal, exhibiting a PVCR of 1.73 
and a IP of 0.16 mA. Once the gate voltage is around the VT of the NFET, a current path 
parallel to the RITD is created, acting as a shunt path to the diode junction. As a result, 
the current is slightly elevated and PVCR started to decrease. As higher gate voltage is 
applied, the NDR region of the tunnel diode became smaller because a larger current is 
allowed to flow through the NFET. At VG of 5.0, the PVCR dropped to 1.10 and peak 
current is elevated to 0.29 mA. In other words, the I-V characteristics behaved to be more 
like a resistor with a step increase in VG. 
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NFET L/W = 4μm/24μm
Si/SiGe RITD 16 x16 μm2
VG = 0 V
 
 
Fig. 8.13. The current-voltage characteristics of an integrated 16×16 Si/SiGe RITD in 
parallel connection with an NFET for different gate biases.  
 
The second RITD/FET circuit is where the tunnel diode is connected in series with 
the transistor. VDD is forward and reverse swept from 0 V to 3.0 V and vice versa while 
stepping the gate voltage from 0 V to 5.0 V. Fig. 8.14 shows the ID-VD characteristics of 
the circuit for different gate voltages. 
When the transistor is at the onset of being turned on, i.e. VG = VT, the ID-VD 
characteristics is very similar to that of an NFET. A unique behavior, however, is 
observed when VG is raised slightly to 3.5 V. During the forward sweep, the current rise 
following a FET-type behavior until it reached the peak current of the RITD at 0.16 mA 
when VDD is around 2.2 V. At this point, the current suddenly dropped to 0.08 mA, which  
the  valley  current  of the RITD. Beyond this point, the current increased slightly. 
Interestingly, the curve took on a different path during the VDD reversed sweep. The 
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current is locked into the valley current of RITD until VDD is around 1.1 V.  At this point, 
the curve snapped back into the initial path. This behavior is a strong indication that the 
circuit functioned as a bistable latch. In fact, this is a type of FET-load TSRAM. The 
range in which the hysteresis occurred is indeed the operation limit of the power supply 
voltage where the RITD-FET circuit can be used as a storage device. 
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051003.D4 R2C4
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Fig. 8.14. The current-voltage characteristics of an integrated 16×16 Si/SiGe RITD with 
8 nm thick of i-layer in series connection with an NFET for different gate biases. 
 
The hysteresis region gets smaller as the transistor is turned on even further by 
applying a higher gate voltage. The hysteresis is completely vanished when VG reached 
4.5 V. At this particular point, another unique behavior is observed. When VDD is below 
0.5 V, the current is limited by the tunneling current of the RITD. The potential drop 
across the diode is less than the VP of the RITD. Once VDD is increased beyond 0.5 V, the 
current is now controlled by the FET. This also implies that the voltage drop across the 
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RITD is greater than VP. The current eventually leveled at the saturation current of the 
FET. 
As the gate voltage is increased to 5.0 V, the peak voltage decreased to lower 
potential. This is in line with the expectation in that the RITD saw less series resistance 
as the FET conducted more current. In a simplistic view, an RITD in series with a FET 
can also be thought as an RITD in series with a variable resistor. This unique 
characteristic can be exploited in various RITD/FET logic circuits, such as an analog-to-
digital converter [18-20] and simple logic gates [21]. 
 




















RITD in series with NFET
NFET L/W = 4μm/20μm
Si/SiGe RITD 14 x14 μm2
NFET without RITD
with VD = 0.1 V
 
 
Fig. 8.15. The ID-VG characteristics of an integrated 14×14 μm2 Si/SiGe RITD with 8 nm 
thick of i-layer in series connection with an NFET for different drain biases. 
 
Further investigation into the series combination of RITD and FET was done by 
performing an ID-VG test. The gate voltage is swept from 0 V to 5.0 V while the drain 
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voltage is stepped from 0.1 V to 0.7 V with 0.2 V increment. The measured result is 
displayed in Fig. 8.15. First observation revealed that there is a shift to a higher voltage 
range when the RITD is put in series with the FET in comparison to the individual FET at 
VD of 0.1 V. This shift indicated that the RITD introduced an additional series resistance. 
Secondly, the current in RITD/FET circuit saturated while the current in FET-only 
configuration increased exponentially. This saturation is due to the current limiting action 
of the RITD. For a VD of 0.1 V, the voltage drop across the tunnel diode had to be much 
lower than the peak voltage of an individual RITD. Therefore, the current on RITD/FET 
circuit is fastened at the associated current of the RITD eventhough the FET can support 
a higher current. 
Furthermore, when VD is biased at 0.3 V, the voltage drop across the RITD is 
somewhere near the peak voltage. Therefore, RITD/FET could handle current up to the 
peak current, 11.7 μA. As the gate voltage is increased, the current also increased; hence, 
the potential drop across the FET decreased and voltage drop across the diode increased. 
At VG around 3.0 V, the voltage drop across the diode slightly increased beyond the VP, 
operating in the NDR region. Thus, the current decreased and saturated at the valley 
current at around 8.84 μA. As VD is increased to a higher value, the saturation current 
also increased. 
 
8.3.4. Integrated TSRAM and MV-TSRAM 
 
 
An integrated TSRAM was successfully fabricated and its operations were 
demonstrated. A detail description of the latching mechanisms has been given in chapter 
4. Thus, they will not be repeated. For the discussion in this chapter, a sample cell that 
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contains two 16×16 μm2 Si/SiGe RITDs with 8 nm thick of i-layer and NFET with L/W 
of 4 μm/16 μm was selected. The current-voltage load line characteristics of the drive and 
load tunnel diodes are shown in Fig. 8.16. The tunnel diodes have a peak-to-valley 
current ratio up to 1.87 and a peak current density up to 52.7 A/cm2. The intersections 
between load and drive characteristics provide two stable latching points. Although there 
is another intersecting point at the negative differential resistance (NDR) region, this 
latching state is unstable due to inherent oscillatory instabilities of the circuit.  
 































Fig. 8.16. Load line analysis of back-to-back tunnel diodes, providing two stable latching 
points at 0.13 V and 0.43 V at VDD = 0.57 V. 
 
 
The ratio of the difference between high and low-state with respect to VDD reaches a 
maximum of 53.5% at a standby supply voltage of 0.57 V. The cell can either latch to a 
low-state at 0.13 V or a high-state at 0.43 V. Fig. 8.17 illustrates the transfer 
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characteristics of the voltage at the sense node (VSN) as a function of VDD. The bistable 
curves were obtained by forward and backward sweeping the power supply voltage from 
0 V to 1 V and from 1 V to 0 V, respectively. It is clear from this graph that the TSRAM 
exhibits bistable operations at VDD ranges from 0.47 V to 0.78 V. The supply voltage 
range is determined primarily by the peak voltage of the drive tunnel diode that is 
dependent upon the amount of series resistance in the system. With VDD at 0.57 V, the 
memory cell will have high-state at 0.44 V and low-state at 0.13 V. These numbers are in 
good agreement with the numbers from the load-line characteristics. Fig. 8.18 shows the 
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Fig. 8.17. Transfer characteristics of voltage at the sense node (VSN) as a function of 















































Fig. 8.18. Time diagram of TSRAM cell during standby (SB), writing high (WH) and low 
(WL) operations at VDD of 0.57 V. 
 
 
In addition, MV-TSRAM circuits were also successfully demonstrated up to five 
logic levels. Fig. 8.19 shows the timing diagram of a five-state MV-TSRAM made of two 
integrated 12×12 μm2 double peak Si/SiGe RITDs; one functioned as the driver and the 
other one as the load. The biasing schemes during the writing high cycle are different 
from the writing down cycle due to the presence of hysteresis in the system.  
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VSB = 1.68 V
 
 
Fig. 8.19. Time diagram of MV- TSRAM cell during standby (SB), writing high (WH) 







Monolithic integration of Si/SiGe RITD with CMOS was successfully demonstrated 
in this study. Twelve mask levels were designed using IC layout CAD software from 
Mentor Graphics. Over 80 fabrication steps were carried out. Several critical processing 
steps, such as low-temperature MBE, post-growth rapid thermal annealing, various etch 
processes, and metallization, were carefully characterized. 
Fully functional tunneling based memory systems were demonstrated. Starting from 
the component level, CMOS and Si/SiGe RITD devices were fully operational. Several 
iterations of RITD, such as unipolar, back-to-back, and multi-peak configurations, were 
fabricated. Moreover, simple RITD/FET circuits were constructed and their operations 
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were investigated. In conclusion, the authors have fabricated and demonstrated the first 
NMOS/SiGe RITD-based TSRAM cell that successfully operates at power supply 
voltages below 0.5 V. This work opens up new possibilities for the realization of ultra-
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STUDY ON THE INTEGRATION OF Si/SiGe RITD AND 




This chapter describes a preliminary experiment to integrate Si/SiGe resonant 
interband tunnel diode (RITD) with magnetic tunneling junction (MTJ). The discussion 
starts with an overview on the motivations for this integration effort and a summary of 
what other researchers have done in this field. Some of their ideas were verified using 
simulation tools developed with Matlab 7. The next section documents the test chip 
designs and the first generation of process development for vertical integration of MTJs 
on top of Si/SiGe RITDs. Several process challenges were identified, and some 
alternative approaches were attempted to circumvent these problems. The chapter is then 
concluded with an analysis of the electrical data obtained from a pilot run.   
 
 
9.1. Motivations for Integration of Tunnel Diodes and MTJ 
 
 
One of the main objections of TSRAM and MV-TSRAM technologies is that they 
are volatile. A constant standby power has to be applied to the memory cells in order to 
retain the stored information. This study is aimed at finding a way to extend the 
capability of TSRAM and MV-TSRAM into the non-volatile domain. At the same time, 
it has been known that various magnetic devices have been widely used as non-volatile 
memory components. The information is usually stored in the form of magnetic 
orientation in ferromagnetic materials. Therefore, it seems logical to take an approach 
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where magnetic devices are integrated with tunnel diodes to add a non-volatile 
characteristic. 
The magnetic device that was chosen was magnetic tunnel junction. There are a 
couple of reasons for this choice. First of all, unlike in conventional magnetic spin-
valves, the current in MTJ flows in a perpendicular direction to the plane of device 
layers. Therefore, this type of device has the potential to be vertically integrated with 
tunnel diodes. By doing so, no additional footprint is needed. Secondly, the magnetic 
switching field of MTJ is relatively low, i.e. around few 100s Oe, in comparison to 
magnetic spin-valve, which is in the order of 1000s Oe. For that reason, MTJ is more 
suitable to be used in MRAM applications. 
As already discussed in chapter 3, MTJ consists of two ferromagnetic (FM) layers 
separated by a thin layer of tunnel barrier usually made of metallic-oxide materials, such 
as Al-O or Mg-O. The tunnel barrier functions as a spin-filter that allows electrons with 
only a particular spin orientation to tunnel through based on the magnetic orientation of 
the two FM layers. The resistance of the stacks decreases when the magnetic orientations 
of FM layers are in parallel. This condition can be regarded as a logic state low. On the 
other hand, if the magnetic orientations of the two FM layers are in anti-parallel, the 
resistance increases. Similarly, this condition denotes a logic state high. The change in 
resistance is used as a figure of merit on the performance of an MTJ, and referred as 
tunneling magnetoresistance ratio (TMR). 
Recent studies have reported that the addition of tunnel diodes on to MTJ greatly 
enhances TMR [1,2]. The non-linear behavior of a tunnel diode can be utilized to amplify 
the signal, which in this case is the TMR. There are two configurations in which a tunnel 
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diode can be used in conjunction with an MTJ. The first is by putting the tunnel diode 
and MTJ in parallel as shown in Fig. 9.1(a). In essence, the MTJ acts as a variable 




 (a) (b) (c) 
 
Fig. 9.1. (a) A circuit diagram of an MTJ in parallel with a tunnel diode; (b) the current-
voltage characteristics of circuit in (a) when the FM layers were in parallel and anti-
parallel; (c) The change in resistance when the circuit was subjected magnetic fields. [1] 
 
Eumura et al bread boarded this particular circuit configuration by using a p+n+ 
GaAs Esaki diode and CoFe-AlO-CoFe MTJ [1]. Fig. 9.1(b) shows the measured current-
voltage relationship when the FM layers are in parallel and anti-parallel. It was observed 
that the peak and valley of the tunnel diode were slightly elevated to higher current 
values when the magnetic orientation of FM layers were switched from anti-parallel to 
parallel. They demonstrated a significant enhancement in the TMR ratio by almost 10 
folds, from 11% to 103%. 
 Although the TMR enhancement is very substantial, it is important to point out 
that the range of operating current where this enhancement was in effect was very 
narrow. In addition, MTJ also degrades the tunnel diode performance by reducing the 
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peak-to-valley current ratio. This condition, in fact, is very similar to the case where a 
tunnel diode is connected in parallel with a FET (see chapter 8). 
The second configuration is when the tunnel diode is in series with the MTJ. Fig. 
9.2(a) shows the circuit diagram. The same group, Eumura et al, also demonstrated this 
circuit configuration via bread boarding [2]. Fig. 9.2(b) illustrates the measured I-V 
characteristics when the FM layers were in parallel and anti-parallel. The change in 
magnetoresistance causes a shift in the I-V curve of the tunnel diode. They reported a 
huge MR ratio enhancement of by more than 59 folds, from 15% to 890%. The measured 
resistance as a function of magnetic field is plotted in Fig. 9.2(c). This result is very 
significant in that the highest reported TMR ratio for an MTJ alone is only 60% with Al-




 (a) (b) (c) 
 
Fig. 9.2. (a) A circuit diagram of an MTJ in series with a tunnel diode; (b) the current-
voltage characteristics of circuit in (a) when the FM layers were in parallel and anti-
parallel; (c) The change in resistance when the circuit was subjected magnetic fields. [2] 
 
 
Furthermore, a multiple valued memory cell can be constructed by utilizing a multi-
barrier MTJ. Uemura and Yammamoto proposed a four-valued MRAM based on 
MTJ/tunnel diode structure. Fig. 9.3 shows the circuit diagram, expected I-V 
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characteristics, and four different magnetic orientations that can result in four distinct 
logic state. A double-barrier MTJ (DB-MTJ) is used and connected in series with a tunnel 
diode. The DB-MTJ consists of three ferromagnetic layers named FM1, FM2, and FM3. 
The magnetic orientation of FM3 is pinned by an antiferromagnetic layer (AF), leaving 
FM2 and the upper FM1 as free layers. FM2 is chosen to have a coercive field higher 
than FM1. With two free FM layers and one fixed layer, there are four different 








Fig. 9.3. (a) A proposed four-valued MRAM based on RTD/MTJ structure;  
(b) Current-voltage characteristics of tunnel diode/DB-MTJ stacks 




Uemura et al also proposed a novel read operation. The state 0, 1, 2, and 3 can be 
represented in two-bit binary forms as ‘00’, ‘01’, ‘10’, and ‘11’, respectively. To 
determine the first digit of the binary state, a read voltage is chosen to be in between the 
peak voltage 2 (VP2) and VP3 (line A). If the current is low then the first digit is 0, 
otherwise is 1. The next read voltage will then be between VP1 and VP2 (line B). If the 
first state is 1 then the next read voltage will be between VP3 and VP4 (point C). To 
determine the second digit of binary state, the same condition is applied. If the sensed 
current is low then the second digit is 0, otherwise is 1. Thus, the state of the memory cell 
can be known by using two read voltages.  
Assuming that DB-MTJ and tunnel diode can be vertically integrated, the number 
of bit per area will be doubled without any additional footprint. In addition, the number 
of interconnect per bit will be half of as that in the binary case.  
 
 
9.2. Electrical Simulation Results 
 
 
The ideas introduced by Uemura’s group are the basis of the study in this chapter. 
The operation principles can be readily adopted into Si-platform by using Si/SiGe 
resonant interband tunnel diode (RITD). In order to gain more insight, an empirical 
model was developed using Matlab 7 to predict the current-voltage characteristics of the 
RITD/MTJ stacks. An eight-degree polynomial model as described in chapter 4 was used 
to model the RITD. The MTJ was regarded as a variable resistor which values depends 
on the magnetic orientation of the FM layers. 
Fig. 9.4 shows the simulated current-voltage characteristics of a 25×25 μm2 Si/SiGe 
RITD with 6 nm i-layer thickness in series with a single barrier MTJ. The insets in Fig. 
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9.4 illustrate the circuit diagram as well as the device structure. When the magnetic 
orientation of FM1 and FM2 are in parallel, the MTJ resistance is about 22 Ω. When they 
are in anti-parallel, the MTJ resistance becomes 31 Ω. In other words, the TMR is 
assumed to be around 40%. The change in MTJ resistance causes a shift in I-V 
characteristics. The peak voltage moves from 0.58 V (parallel) to 0.74 V (anti-parallel). If 
the read bias is chosen between these values, at 0.66 V for example, there will be a 
significant increase in current measurement from 3.5 mA (parallel) to 9 mA (anti-
parallel). The ratio between these current read outs, i.e. about 2.5, can be used to amplify 





Fig. 9.4. Simulated current-voltage characteristics of a binary  








































 Similarly, the current-voltage relationship of a four-valued MRAM was also 
predicted using the same simulation tool. A DB-MTJ is connected in series with a 25×25 
μm2 Si/SiGe RITD with 6 nm i-layer thickness as shown in the insets of Fig. 9.5. There 
are four different possible combinations of magnetic orientation of FM1, FM2, and FM3 
layers, as also depicted in the inset of Fig. 9.5. Their corresponding resistances from left-
to-right are 30 Ω, 35 Ω, 40 Ω, and 45 Ω, respectively. As expected, the I-V curve shifts to 
higher voltage values with increasing series resistance. The peak voltages, VP1, VP2, VP3, 
and VP4, are 0.74 V, 0.83 V, 0.91 V, and 0.99 V. The average difference between these 
peak voltages is around 85 mV. The first reading bias is between VP2 and VP3 as indicated 
by line A. The second reading bias can either be at between VP1 and VP2 (line B) or 





Fig. 9.5. Simulated current-voltage characteristics of a four-valued  






























9.3. Mask Designs and Process Development 
 
 
To integrate Si/SiGe RITD and MTJ there are several constrains from mask layout 
and fabrication process point of view. The major constrain is thermal budget. As 
described in a greater detail in the previous chapter, the process step with highest thermal 
budget to fabricate Si/SiGe RITD is the post-MBE anneal. Depending on the device 
structure, an optimum anneal temperature may vary. In general, the thicker the i-layer 
thickness, the higher the optimum temperature is. For this application, the temperature 
usually ranges between 700oC to 825oC for 1 minute. 
For MTJ devices, a fabrication process with the highest thermal budget is the post-
deposition field anneal. The purpose of this annealing process is to pin the magnetic 
orientation of the bottommost ferromagnetic layer. This step is typically done at 280oC 
for about 5 to 8 hours. Therefore, it is apparent that the fabrication of Si/SiGe RITD 
should precede that of the MTJ because RITD can tolerate a higher thermal budget. 
From the mask layout point of view, the RITD and MTJ can be stacked together, 
i.e. vertically integrated. Thus, the definition the RITD and MTJ can be done at the same 
mask level. The etch process can also be performed simultaneously. The main constrains 
from layout point of view is the minimization of current crowding at the MTJ/RITD 
stacks. To illustrate the problem of current crowding, consider three different cases as 
schematically drawn in Fig. 9.6. 
In the first case, current flows from the left, then down through the RITD/MTJ 
stacks, and to the left, causing a significant current crowding at the left side of the device. 
On the second case, the current comes from behind, down into the stacks, and then to the 
left and right, causing current crowding at both the right and left of the device. The 
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current flows from the left, down through the device, and then to the right in the third 
case. Among these three cases, minimum current crowding is achieved with the later 
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Fig. 9.6. Three different cases of current crowding at the RITD/MTJ stack. 
 
 
To realize the integration of MTJ and Si/SiGe RITD, two test chips were designed. 
The first is for the fabrication of MTJ only. This mask set was created to mainly 
investigate the characteristics and performance of the MTJ used for the integration study. 
The second mask is devoted to integrated MTJ/RITD devices. The specifics of the mask 






The mask layout and cross section of the MTJ device are shown in Fig. 9.7. There 
are total of four mask levels and one metal layer to fabricate MTJ devices without the 
capability to induce magnetic field on-chip. In order to add this feature, a second metal 
layer is needed, bringing the total lithography steps to six levels.  
The basic layout was designed for a four-point probe measurement. The dimensions 
of the pads and the distance between the pads and the device were specifics to the 
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measurement tool used at Veeco’s metrology lab. The alignment tolerances between 
layers were chosen to be at least 4 µm. This mask set was designed to be used for both 





Fig. 9.7. Mask layout design and cross-sectional diagram of a MTJ. 
 
 
The fabrication sequence of the MTJ-only lot is illustrated in Fig. 9.8. It was started 
by a thermal oxidation of 6” Si-substrate to grow 500 nm of SiO2. This layer serves as an 
isolation layer to separate one device from another. A 200 nm of Al was then deposited 
using CVC 601 sputter tool to provide a bottom electrode layer. This step was 
immediately followed by the deposition of MTJ stacks that was done using Veeco’s 
Nexus Physical Vapor Deposition (PVD) tool.  
There were three different stacks deposited for the pilot run as shows in Fig. 9.9. 

























































1. Grow 500 nm thermal oxide. 
2. Bottom electrode deposition: 200 nm 
of Al by sputtering. 
3. MTJ Deposition  
4. Field annealing 
 
5. Litho 1: Mesa Definition 
6. Mesa etch: ion milling stop at 
bottom electrode  
7. Strip Photoresist  
8. Preliminary Test  
 
9. Litho 2: Bottom Electrode Definition 
10. Etch Bottom Electrode: wet Al 
etchant 
11. Strip photoresist using O2 plasma 
12. Deposit 300 nm PECVD oxide 
 
13. Litho 3: Contact Cut Definition 
14. Contact cut etch: wet HF/dry CHF3 
15. Strip photoresist using O2 plasma 
16. Deposit 200 nm Al via sputtering 
 
17. Litho 4: Metal 1 Definition 
18. Metal etch: Al we etchant 
19. Strip photoresist using O2 plasma 
20. Deposit 300 nm PECVD oxide 
 
21. Litho 5: Via Definition 
22. Contact cut etch: wet HF/dry CHF3 
23. Strip photoresist using O2 plasma 
24. Deposit 200 nm Al via sputtering 
 
25. Litho 6: Metal 2 Definition 
26. Metal etch: Al we etchant 
27. Strip photoresist using O2 plasma 
28. Field annealing 








bottom electrode material. The second MTJ is the same as the first wafer except the 
bottom electrode is made of Al. The third wafer consists of a DB-MTJ with Al-O tunnel 
barrier and NiFe bottom electrode. 
 
    Ta (5 nm) 
    NiFe (30 nm) 
  Ta (5 nm)  IrMn (10 nm) 
Ta (5 nm)  NiFe (30 nm)  CoFe (4 nm) 
NiFe (30 nm)  CoFe (4 nm)  Al-O (1 nm) 
CoFe (4 nm)  Al-O (0.8 nm)  CoFe (8 nm) 
Al-O (0.8 nm)  CoFe (4 nm)  Al-O (1 nm) 
CoFe (4 nm)  IrMn (10 nm)  CoFe (4 nm) 
IrMn (10 nm)  NiFe (5 nm)  IrMn (10 nm) 
NiFe (30 nm)  Al (20 nm)  NiFe (30 nm) 
Ta (5 nm)  Ta (5 nm)  Ta (5 nm) 
SiO2 (500 nm)  SiO2 (500 nm)  SiO2 (500 nm) 
Si-substrate  Si-substrate  Si-substrate 
 
 (a) 050217.1 (b) 050217.2 (c) 050217.3 
 
Fig. 9.9. Three different MTJ stacks deposited in the pilot lot: (a) single barrier MTJ with 
NiFe as bottom electrode, (b) single barrier MTJ with Al as bottom electrode, and (c) 
DB-MTJ with NiFe as bottom electrode. 
 
 
The MTJ stacks underwent a post-deposition field annealing at 280oC for 5 hours 
under magnetic field of 7000 Oe. The next step was MTJ definition by using Canon i-line 
stepper. The wafers were sent back to Veeco for ion-milling etch process. The patterned 
Arc-610 resist layers cured at 120oC for 1 minute were used as the etch mask. During this 
process, an over etch problem was encountered. The bottom electrode layers of the three 
samples were almost completely etched away. Regardless, the fabrication was continued 
to the next step that was resist removal. 
The resist removal process turned out to be a major challenge in two regards. The 
initial proposed method was using wet chemicals, such as acetone, to dissolve the resist. 
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However, this method was not effective at all due to overly hardened resist after going 
through rigorous ion bombardment during ion-milling. Therefore, a dry etch process 
using O2 plasma was the next logical option. This method also had its own challenges. 
The plasma reaction of a standard recipe (500 W for 2 min) generated heat that was 
approximated to be in the low 200oC range, which was in the border line of temperature 
limit before the magnetic orientation of the pinned layer became random. Secondly, by 
introducing highly reactive oxygen on the wafers, the magnetic materials were prone to 
be oxidized. Unfortunately, this happened on wafer 050217.1 and 050217.2. The color of 
the wafers turned to black, a signature of a thin layer of metal-oxide materials. The sheet 
resistance of the black material was around 0.69 Ω/sq, which was quite conductive. 
Therefore, a low-power low-thermal oxygen plasma process was developed using 
Drytek Quad plasma etcher. The etch recipe specifications are as follows: 240 W, 300 
mTorr, and O2 flow at 20 sccm. The resist on wafer 050217.3 was successfully removed 
using this recipe. 
Regardless of the processing yield, the fabrication process on wafer 050217.3 was 
continued as a trial run to find all the processing hurdles. The next process step was 
bottom electrode definitions. At this step, the challenge was second-to-first level 
alignment. The alignment in Canon i-line stepper is usually done automatically using a 
certain algorithm of pattern recognition. This process, however, could not be done at that 
particular time because the mask pre-aligner was broken. Therefore, the processing of 
this particular lot was halted at this point. 
Assuming that the fabrication was continued, the next step is to pattern the bottom 
electrode either using ion-milling or wet etchant. The process is then followed by 
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interlayer dielectric deposition using a plasma-enhanced chemical vapor deposition 
(PECVD) technique. It is important to note that this process operates at a relatively high 
temperature at 390oC for approximately 1 minute. Therefore, it should be anticipated that 
some degree of randomization in the magnetic orientation of the pinned layer also occurs. 
The dielectric layer is then patterned using contact-cut mask to define the 
connection to the top and bottom layer of the device. The contact-cut etch is carried out 
using a combination of CHF3 and O2 plasma in the Drytek Quad dry etcher. A 200 nm 
thick of Al is deposited using CVC 601 sputter tool and used as the metal lines to connect 
the top and bottom layer of the device with metal pads. The Al layer is patterned using 








The second mask set was developed for the integration of Si/SiGe RITD and MTJ. 
In many ways the mask design is very similar to the case with MTJ-only design layout. 
However, the processing sequence is different. Fig. 9.10 illustrates the overall mask 
layout and cross section of an integrated RITD/MTJ stacks. The integration with Si/SiGe 
RITD requires that the whole stack is built on silicon platform. Therefore, the bottom 
electrode is replaced with a highly doped well. This fact raises a concern that the 
resistance of the well should only be a fraction of the resistance of the device. Otherwise, 
the TMR ratio of the RITD/MTJ stack will be significantly affected.  
Fig. 9.11 shows the process sequence and their corresponding cross-sectional 
diagrams at certain steps. The formation of the p+well can be achieved via ion-
245 
implantation using BF2 with a dose of 2×1015 ions/cm2 at 150 keV. For a screening 
experiment, however, this well can be substituted with a highly doped Si-substrate. Three 




Fig. 9.10. Mask layout design and cross-sectional diagram of a RITD/MTJ device. 
 
 
Si/SiGe RITD with 6 nm i-layer thickness was grown using low-temperature 
molecular beam epitaxy (LT-MBE) at the Naval Research Laboratory (NRL). The 
epitaxial growth was then followed by a thermal annealing step at 775oC for 1 minute. 
MTJ layers that utilize Mg-O as tunnel barrier material were then deposited using Nexus 
Atomic Layer deposition tool at Veeco. Fig. 9.12 shows the stack composition of the 
three experimental samples. The difference between these samples is the thickness of the 
MTJ tunnel barrier. Wafer 050413.4, 050413.5, 050413.6 have tunnel barrier thickness of 
7Å, 10Å, and 13Å. The deposition was then followed by a field annealing step at 280oC 























Fig. 9.11. The process sequence and cross-sections of the fabrication of vertically 
integrated RITD/MTJ device. 
1. Grow 500 nm thermal oxide. 
2. Litho 1: Well Definition. 
3. Implant: BF2, 2×1015 cm-2, 150 keV. 
4. Strip photoresist using O2 plasma. 
5. Standard RCA Clean.  
6. Anneal: 900oC, 30 min., N2. 
7. Etch all oxide in Buffered HF. 
8. Standard RCA Clean. 
9. RITD layers growth using MBE.  
10. Post MBE anneal: 825oC, 1 min. 
11. MTJ Deposition. 
12. Field annealing 
 
 
13. Litho 2: Mesa Definition. 
14. Etch RITD/MTJ: ion milling  
15. Strip photoresist using O2 plasma. 
16. Deposit 300 nm PECVD oxide  
 
17. Litho 3: Contact Cut Definition 
18. Contact cut etch: wet HF/dry CHF3 
19. Strip photoresist using O2 plasma 
20. Deposit 200 nm Al Sputter 
 
21. Litho 4: Metal 1 Definition 
22. Metal etch: Al wet etchant 
23. Strip photoresist using O2 plasma 
24. Deposit 300 nm PECVD oxide 
 
25. Litho 5: Via Definition 
26. Contact cut etch: wet HF/dry CHF3 
27. Strip photoresist using O2 plasma 
28. Deposit 200 nm Al Sputter 
 
 
29. Litho 6: Metal 2 Definition 
30. Metal etch: Al we etchant 
31. Strip photoresist using O2 plasma 
32. Field annealing 


































Ru (7 nm)  Ru (7 nm)  Ru (7 nm) 
CoFeB (2 nm)  CoFeB (2 nm)  CoFeB (2 nm) 
Mg-O (0.7 nm)  Mg-O (1 nm)  Mg-O (1.3 nm) 
CoFeB (2 nm)  CoFeB (2 nm)  CoFeB (2 nm) 
Ru (0.85 nm)  Ru (0.85 nm)  Ru (0.85 nm) 
CoFe (1.1 nm)  CoFe (1.1 nm)  CoFe (1.1 nm) 
NiFeCr (3.4 nm)  NiFeCr (3.4 nm)  NiFeCr (3.4 nm) 
n+ Si (100 nm)  n+ Si (100 nm)  n+ Si (100 nm) 
n+ δ-P (1 nm)  n+ δ-P (1 nm)  n+ δ-P (1 nm) 
i-Si (2 nm)  i-Si (2 nm)  i-Si (2 nm) 
i-SiGe (4 nm)  i-SiGe (4 nm)  i-SiGe (4 nm) 
p+ δ-B (1 nm)  p+ δ-B (1 nm)  p+ δ-B (1 nm) 
p+ SiGe (1 nm)  p+ SiGe (1 nm)  p+ SiGe (1 nm) 
p+ Si (80 nm)  p+ Si (80 nm)  p+ Si (80 nm) 
P+ substrate  p+ substrate  p+ substrate 
 
 (a) 050413.4 (b) 050413.5 (c) 050413.6 
 
Fig. 9.12. Three different MTJ stacks deposited in the pilot lot: (a) single barrier MTJ 
with NiFe as bottom electrode, (b) single barrier MTJ with Al as bottom electrode, and 
(c) DB-MTJ with NiFe as bottom electrode. 
 
 
The RITD/MTJ stacks were then patterned using GCA g-line stepper. The patterned 
Rohm and Haas 1813 resist was cured at 125oC for 1 minute to be used as an etch mask. 
The etch process of MTJ and RITD was done simultaneously using Nexus IBE Pole 
System. The 4” wafers were mounted onto 5” AlTiC pucks for tool-compatibility. Apizon 
vacuum grease was used at the back-side of the samples to ensure good thermal 
conduction. In addition, Kapton tape was also used at two locations on the periphery of 
the wafer for mechanical support.  
For all three samples, the stacks were etched using Ar ion beam with dual-angle 
scheme; 2 minutes at -20o and 10 minutes at 45o from the normal incidence. The angles 
were selected to balance a trade-off between re-deposition at the sidewall and the 
sidewall angle. In general, an etching closer to the normal incidence provides a steeper 
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sidewall but more re-deposition. On the other hand, an etching further from normal 
incidence provides a shallower side-wall angle, but less re-deposition. For this 
application, re-deposition is more of a concern and can cause a catastrophic failure if the 
re-deposited metal is shorting the tunnel barrier. Therefore, the etching was performed 
more with off-normal angle to avoid re-deposition.  
The etch process was monitored using a hidden secondary ion mass spectroscopy 
(SIMS). The captured signal was used to determine the etch rate. Fig. 9.13 shows the 





















Fig. 9.13. Data from a hidden SIMS during the RITD/MTJ stack etch step using Nexus’s 




The etching process was followed by a resist removal step using O2 plasma. A 300 
nm thick of SiO2 was deposited on to the samples using PECVD technique. Contact-cut 
holes for MTJ top contact and substrate contact were patterned on to the device by using 
GCA stepper. The oxide within the contact-cut regions was then etched away via dry 
etching using a mixture of CHF3 and O2 plasma. A 300 nm of Al was then deposited 
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using CVC 601 sputter tool. The metal layer was patterned using conventional g-line 
lithography and etched using Al wet etchant. Finally, the samples were re-annealed at 
280oC for 5 hours under magnetic field of 7000 Oe. 
 
 
9.4. Test Results and Analysis 
 
 
The RITD/MTJ samples were tested using a custom-built apparatus that uses GMW 
5201 projected field magnet that can be positioned with linear and rotary stepper motors. 
Fig. 9.14 shows the apparatus. The sample was suspended 2 mm above the magnets. The 
device was then tested using dc/rf cascade probes that are connected to Keithley 2400 
General SourceMeter. The interface to both the magnet and SourceMeter was done via a 
virtual interface (VI) built using LabView. This facility belongs to Center for Nanoscale 
System (CNS) at Cornell University. 
 
Fig. 9.14. Electrical probe station with applied magnetic field.  














Two-probe measurement was taken between the inner two probe pads. Fig. 9.15 
shows the measured current-voltage characteristics of a 16×16 μm2 device from 
050413.4. Tunnel diode exhibits a PVCR of 1.05 and peak current of 5.7 mA. A 18×18 
μm2 RITD/MTJ stack on 050413.5 was also measured and the result is also plotted in 
Fig. 9.156. The stacks exhibit a PVCR of 3.43 and peak current of 22.7 μA. The I-V 
curves for both cases did not change at all with applied magnetic field ranges from -2700 
to 2700 Oe.  
 








16 x 16 μm2
PVCR = 1.05










18 x 18 μm2
PVCR = 3.43
IP = 22.7 μA
 
 
Fig. 9.15. Current-voltage characteristics of RITD/MTJ stacks. There is no sign of 
voltage shift with an applied magnetic field from -2700 to 2700 Oe. 
 
 
A four-point probe measurement could not be conducted due to several reasons. 
First, the tool at CNS was setup at that particular time to measure four-point probe with 
different polarity than what is defined in the mask. The connections have to be rewired 
and the LabView code has to be adjusted. The connector switch was reconfigured, but 
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there was an unexplainable behavior that is the some connections seemed to be opened. 
The measured voltage drop across the RITD/MTJ stacks was about a tenth of what was 
expected when current was forced into the outer pads. 
A further investigation reveals that there is something unusual about how 
connections between metal pads behave. Table 9.1 lists the expected behavior between 
pads and some results that were observed on many devices on all three samples. 
 
 
Table 9.1. Summary of comparison between the expected and measured  
I-V relationship between metal pads or terminals 
 
Connection Expected I-V Measured I-V 
Pad 1 & 2 Tunnel Diode Mostly backward diode with some exception that exhibits tunnel diode 
Pad 1 & 3 Short Mostly short 
Pad 1 & 4 Tunnel Diode Mostly backward diode with some exception that exhibits tunnel diode 
Pad 2 & 3 Tunnel Diode Mostly backward diode with some exception that exhibits tunnel diode 
Pad 2 & 4 Short Mostly normal diode with a few cases exhibiting tunnel diode 




These results are quite confusing. There seems to be no logical trend with the 
exception of measurements between pad 1 and 3 that almost consistently yield short. For 
example, the 18×18 μm2 device plotted in Fig. 9.15 with a PVCR of 3.43 was measured 
between metal pad 2 and 3. The measurement between pad 1 & 2 also yields the same 
result as expected. However, the measurement between pad 1 & 4 results in normal diode 
characteristic. The strangest thing is that the measurement between pad 2 & 4 exhibits a 
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tunnel diode characteristics where it should be a short! This unruly behavior, however, is 
quite sporadic and not consistent event with the adjacent devices. 
There are several possible reasons that can possibly explain these behaviors. 
Nevertheless, there seems to be no single answer that can explain the phenomenon 
satisfactorily. One of the likely explanations is that the tunnel diode was not etched 
completely. It was observed by the etch group at Veeco that the peak for germanium 
occurred at a much later time than expected, which indicated that the etch rate of the 
highly doped MBE grown silicon is much lower than their previous data. The etch time 
was then adjusted to accommodate the change in the etch rate. Upon receiving the wafers 
from Veeco group, a step-height measurement was conducted using Tencor P2 
profilometer at RIT facility. The average step height was around 200 nm, which is a 
slightly short of the targeted etch depth of 230 nm. The 30 nm difference, however, 
should not affect much the electrical behavior because it already in the p+ region of the 
RITD. Unless there is an extreme etch non-uniformity where the etching stopped at the n+ 
region of the diode, the MTJ/RITD mesa definition seemed to be done properly. 
The second possible explanation is that there may be an etching problem during 
contact cut formation. There seems to be a quite consistent trend that the substrate contact 
connected to probe pad 4 always either yield a backward diode or normal diode behavior. 
Only in few cases, they exhibit a tunnel diode characteristic. However, there is also a 
consistent data that support the top contact to MTJ/RITD stack function properly. Since 
both contacts were etched simultaneously, contact cut etching problem become less 
likely. This claim is also supported by a step-height measurement using 3D microscope 
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that indicates the etch depth on top of RITD/MTJ and on top of the substrate contact are 
the same around 325 nm.  
The third possible explanation is there may be a lot of re-deposition occurred during 
the RITD/MTJ stacks etching. Residual metal re-deposited at the sidewall of the RITDs 
can cause a tunnel diode to behave like a backward diode. Although this may explain a 
lot of backward diode behaviors between metal pads, this still can not explain why the 
measurement between pad 2 and 4 yields also in backward or normal diode behavior.  
One can also argue that there may be a presence of a thin native oxide layer in the 
substrate contact, causing is to behave like a non-ohmic contact. Though this may be 
completely valid, the data does not show a consistent trend. Finally, another possible 
cause is error in the mask design. This reasoning, however, is readily disregarded because 






The possibility to integrate Si/SiGe RITD with MTJ is explored in this study. A test 
chip to fabricate MTJ-only and RITD/MTJ devices were designed and fabricated. Pilot 
lots for both mask sets were run. The fabrications were carried out step-by step. 
Processing hurdles were identified and possible solutions were attempted especially in 
regards with thermal budget and resist removal. Although the electrical results did not 
show a successful completion, the exercise helps to identify several other critical issues 
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CONCLUSIONS AND FUTURE WORKS 
 
 
This chapter consists of two parts. The first section summarizes the results and 
accomplishment of this work. Highlights on the novelty and significant contribution to 
the related field are presented. The second half of this chapter lays out the vision for the 
future works. Potential new frontiers of research branch as a result of this work are given 
from a microsystem perspective. 
 
 
10.1. Significant Results and Accomplishments 
 
 
The latching mechanisms of various TSRAM configurations were presented. Three 
different load elements were considered: R-load, FET-load, and TD-load. Extensive load 
line analyses were used to investigate basic TSRAM operations, such as writing high, 
writing low, and standby operations. In general, an access gate is necessary to make the 
latch applicable to the cross-point RAM architecture. The latching on R-load TSRAM is 
relatively simple, but resistors are not suitable of large scale integration. The usage of 
FET as load element is limited due to the presence of dual standby load line. The most 
ideal configuration is the TD-load. The TD-load TSRAM also uses the lowest power 
supply voltage and standby current. 
A thorough investigation on the operation margins of a binary TD-load TSRAM 
was presented. The terms operation margin was defined as the limits of power supply 
voltage, %VSWING, standby current, and writing current that will allows the TSRAM cell 
to store two distinct logic states. The effects of barrier thickness on these parameters were 
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investigated. In general, the thicker the barrier thickness, the narrower the power supply 
voltage range, the lower the %VSWING, the lower the standby and writing current. It was 
found that a TSRAM with a power supply voltage of less than 0.3 V can still deliver a 
%VSWING of 76.1%. 
Similar study was done to investigate the effects of high temperature operation on 
the operation margins of a TSRAM. It was observed that the higher the temperature, the 
narrower the power supply voltage range, the lower the %VSWING, the lower the standby 
and writing current. Si/SiGe RITDs were proven to be quite robust even at 198oC. At this 
temperature, the TSRAM exhibits %VSWING of 75.2% at VSSUPLY of 0.46 V. 
A simplistic model with several key assumptions was used to predict the TSRAM 
performance in a deeply scaled dimension. It is predicted that the performance of 
TSRAM will exceed of that of conventional 6T-SRAM design in terms of static power 
dissipation for technology node of 90 nm and beyond. 
Three major configurations of MV-TSRAM, R-load, FET-load, and TD-load were 
presented. The latching mechanisms for each type were investigated. Prototypical cells 
were built using multi-peak Si/SiGe RITDs, discrete resistors, and NMOS transistors 
from a packaged chip ALD1103. The cells were characterized using a careful load line 
analysis, and the writing operations were demonstrated using logic tester. 
Among all multi-valued memory configurations presented in this chapter, TD-load 
MV-TSRAM with access FET is the most practical. The design is readily applicable to be 
implemented in RAM architecture. It also uses a single power supply voltage, and the 
lowest among other designs. Therefore, the static power dissipation can also be greatly 
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reduced. Perhaps, the most beneficial feature is the (2n+1) number of bit per cell. Using 
this configuration, a five-state MV-TSRAM were successfully demonstrate. 
The issues of hysteresis that limit the latching operations were also discussed in 
every MV-TSRAM designs. The effect of high temperature operation on signal-to-noise 
ratio was investigated and reported. In general, the peak and valley currents increase with 
higher temperature. The peak and valley voltages shift to lower values with increasing 
temperature. The shift is amplified with each subsequent peak. 
Two novel methods to achieve MV-TSRAM that alleviate the problem of hysteresis 
in the conventional cell designs were presented.  The first method is by utilizing the 
ambipolar behavior of multi-peak back-to-back interband tunnel diodes to mirror the 
latching operation in the first quadrant into the third quadrant. By this virtue, the number 
of logic levels per cell is also doubled. The second method is by using enable/disable 
transistor to assist latching to mid-level logic states. The characteristic of each peak in a 
multiple peak tunnel diode is controlled by creating a variable shunt path in parallel to the 
diode through an E/D FET. Therefore, latching to a logic state located between two peaks 
can be done easily. This study is concluded by a demonstration of a six-valued MV-
TSRAM by combining the advantage of the two methods. 
Monolithic integration of Si/SiGe RITD with CMOS was successfully demonstrated 
in this study. Twelve mask levels were designed using IC layout CAD software from 
Mentor Graphics. Over 80 fabrication steps were carried out. Several critical processing 
steps, such as low-temperature MBE, post-growth rapid thermal annealing, various etch 
processes, and metallization, were carefully characterized. 
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Fully functional tunneling based memory systems were demonstrated. Starting from 
the component level, CMOS and Si/SiGe RITD devices were fully operational. Several 
iterations of RITD, such as unipolar, back-to-back, and multi-peak configurations, were 
fabricated. Moreover, simple RITD/FET circuits were constructed and their operations 
were investigated. In conclusion, the authors have fabricated and demonstrated the first 
NMOS/SiGe RITD-based TSRAM cell that successfully operates at power supply 
voltages below 0.5 V. This work opens up new possibilities for the realization of ultra-
low power TSRAM utilizing low current density Si/SiGe RITDs. 
Finally, the possibility to integrate Si/SiGe RITD with MTJ is explored in this 
study. A test chip to fabricate MTJ-only and RITD/MTJ devices were designed and 
fabricated. Pilot lots for both mask sets were run. The fabrications were carried out step-
by step. Processing hurdles were identified and possible solutions were attempted 
especially in regards with thermal budget and resist removal. Although the electrical 
results did not show a successful completion, the exercise helps to identify several other 
critical issues that need to be solved in future experiments. 
 
 
10.2. Future Works and New Research Frontiers 
 
 
The body of work presented in this thesis is not by all mean an end in itself. On the 
other hand, there are still a lot more studies and investigations need to be done. New 
research frontiers in multi-valued computing and non-volatile tunneling-based memory 
cells are the fruit of this research. Fig. 10.1 illustrates the roadmap for future 
developments in four different major areas: integrated TSRAM system, MV-TSRAM 






Fig. 10.1. The roadmap for future developments in four major areas of tunneling-based 
memory and logic systems: integrated TSRAM, MV-TSRAM, RITD/FET logic circuitry, 





• Analyzed of latching mechanism in 
various TSRAM configurations. 
• Investigated the effect of device 
structure and temperature on the 
operation margin of TSRAM. 
• Developed various multi-valued 
TSRAM configurations. 
• Discovered novel concepts in 
achieving MVM via ambipolarity and 
the utilization of E/D transistor. 
• Monolithically integrated Si/SiGe 
CMOS TSRAM and MV-TSRAM. 
• Preliminary study on the integration 
of Si/SiGe RITD and MTJ. 
Integrated TSRAM System 
 
• Incorporation of superior contact 
technology to reduce RS. 
• Reduce leakage current: sidewall 
passivation and post-implant anneal. 
• New isolation technique: STI 
• Development of a new device 
structure: p+/n+/p+ or n+/p+/n+. 
• Scaling down to sub-100 nm. 
• Circuit modeling. 
• Demonstration of TSRAM array and 
addressing mechanism. 
Integrated MV-TSRAM System 
 
• Realization of 8-state MV-TSRAM. 
• Development of ambipolar memory 
cell and the utilization of E/D FET. 
• Study on the memory density, power, 
and speed enhancement due to more 
logic state/cell and less interconnect. 
• Design peripheral circuitry to 
interface multi-value memory with 
binary circuits. 
• Design mechanism in row-column 
addressing in MV-RAM. 
Integrated RITD/FET  
Logic Circuits 
 
• Simple logic gate designs (NAND, etc)
• Analog-to-Digital Converter (ADC) 
• THz on-chip oscillator, shift register 
• Simple circuit: adder, multiplexer, etc. 
Integrated Non-volatile 
RITD/MTJ MRAM System 
 
• Proof-of-concept: integration. 
• Demonstration of TMR enhancement 
via biasing in NDR region. 
• Demonstrate four-valued MRAM. 
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10.2.1. Integrated TSRAM System 
 
 
The first area is the continuation in the development of integrated TSRAM cells. 
Optimization in the device level is still needed. The performance of the integrated 
Si/SiGe RITDs reported in this study is far from the performance of their discrete 
counterparts. Performance degradation can mostly be attributed to non-optimized process 
integrations. Amongst the all fabrication steps, there are three critical processes that will 
immediately affect the integrated device performance. The first is the incorporation of a 
superior contact technology, such as silicide. By making a better contact, the series 
resistance can be greatly reduced; hence, lowering the necessary supply voltage for 
standby operation.  
The second critical processing step is to reduce the source of leakage current: 
defects on the sidewall and defects on the growth planes. The defects on the sidewall can 
be reduced by developing a surface passivation technique. Defect reduction techniques, 
such as hydrogen plasma annealing and sidewall oxidation should be performed. The 
defects on the growth planes can comes from improper surface preparation, inherent 
defects due to lattice mismatch, or the propagation of residual defects from the p+well to 
the RITD layers. The later is likely to be the most critical. A proper annealing study to 
optimize defect reduction should be conducted. Different dopant species, such as BF2, 
should be compared with the current dopant, B11. 
The third process improvement is the utilization of shallow trench isolation (STI) 
instead of LOCOS. The oxide encroachment on the perimeter of isolation oxide into the 
active device area can induce stress in the devices. Excessive stress generates defects that 
can in turn degrade the device performance. 
 261 
Furthermore, current unipolar device structure limits the incorporation of RITD 
only onto p+ source/drain region of the PFET. To enhance Si/SiGe RITD compatibility 
with CMOS, new device structures, such as p+-on-n+, n+/p+/n+, and/or p+/n+/p+ have to be 
developed. The main challenged will be to control dopant segregation and diffusion 
during the LT-MBE growth. Finally, other research areas are the scaling of TSRAM into 
sub-100 nm region, demonstration of a functional array, and circuit modeling. 
 
 
10.2.2. Integrated MV-TSRAM System 
 
 
Any process improvements in binary TSRAM will benefit directly the MV-TSRAM 
cells. As eluded in chapter 6, that reduction of series resistance and improved PVCR are 
very crucial to broadening the operation margin of MV-TSRAM. By utilizing the novel 
concepts introduced in this thesis work, i.e. ambipolar operation and the utilization of 
E/D FET to assist latching, an 8-state MV-TSRAM should be achievable with better 
RITD and CMOS performance.  
A study can be conducted to evaluate the performance gain of MV-TSRAM to its 
binary counterparts. Due to higher number of bits that can be stored in a single cell, the 
operation speed will be affected. A mathematical model should be developed to compare 
the static and dynamic power dissipations of binary TSRAM and MV-TSRAM. The 
model should also incorporate the increase in the number of bit per interconnect lines.  
In addition, peripheral circuitry that can interface the multi-valued to binary world 
should also be developed. The development of this type of circuitry is crucial for the 
adoption of technology to the mainstream binary-based electronics. For RAM 
application, a unique row-column addressing technique has to be developed.  
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10.2.3. Integrated RITD/FET Logic Circuits 
 
Successful demonstration of RITD latch and simple RITD/FET circuits opens up a 
new research frontier in developing RITD/FET-based logic circuitry. Several circuit 
designs, such as simple logic gates, compact analog-to-digital converter (ADC), shift 
register, adder, and THz on-chip oscillators have been proposed in the literature (refer to 
chapter 8 ref. [18] to [21]). 
A preliminary experiment has successfully demonstrated a fully functional ADC 
using two 12×12 μm2 Si/SiGe RITDs bread boarded with an NFET from ALD1103 chip. 
Fig. 10.2 shows the load line analysis of the circuit. In addition, Fig. 10.3 shows the 
digitization of a sinusoidal input wave into a rectangular output wave using the Si/SiGe 
RITD-based ADC circuit. 
 
 
10.2.4. Integrated RITD/MTJ-based Non-volatile MRAM 
 
 
In RITD/MTJ-based MRAM, a thorough study must be conducted to understand to 
the effect of integration on device performance. An ultra-low thermal interlayer dielectric 
deposition technique has to be developed to accommodate the thermal budget of the MTJ. 
In addition, a low-thermal ohmic-contact formation on to the bottom layer of the 
underlying RITD has to be developed as well. Not until integration is carried out 
successfully that the demonstration of functional circuit can be done. 
In terms of circuit design, a special precaution has to be made as to the type of 
RITD structure should be integrated with MTJ. The operating current determines the 
sensitivity of the RITD/MTJ stack to the change in TMR. In general, the higher the 




Fig. 10.2. The load line analysis of  an analog-to-digital circuit (ADC) built with two 
12×12 μm2 Si/SiGe RITDs and an NFET. Courtesy of S. Pandharpure. 
 

































Fig. 10.3. The time diagram that shows digitization of a sinusoidal input wave into a 
rectangular output wave using RITD/NFET analog-to-digital converter circuit.  
Courtesy of S. Pandharpure. 
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The development of Si-based tunneling static random access memory (TSRAM) 
based on the integration of Si/SiGe resonant interband tunnel diodes and CMOS were 
presented. The first Si/SiGe RITD-based binary and multi-valued TSRAM were 
successfully demonstrated. The latching mechanisms of various TSRAM configurations 
were investigated. Operation margins were investigated based on the variations in device 
structure and high temperature operations. Initial work on extending the capability of 
TSRAM into non-volatile domain by integrating tunnel diodes and magnetic tunnel 
junction was presented. This work has been published in various referred journals and 
presented in numerous conferences cited in Appendix A. Finally, potential new frontiers 
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